23LCV512-I/P

23LCV512 512-Kbit SPI Serial SRAM with Battery Backup and SDI Interface Device Selection Table Part Number 23LCV512 VCC Range Dual I/O (SDI) Battery Backup Max. Clock Frequency Packages 2.5-5.5V Yes Yes 20 MHz SN, ST, P Features: Description: • SPI-Compatible Bus Interface: - 20 MHz Clock rate - SPI/SDI mode • Low-Power CMOS Technology: - Read Current: 3 mA at 5.5V, 20 MHz - Standby Current: 4 A at +85°C • Unlimited Read and Write Cycles • External Battery Backup support • Zero Write Time • 64K x 8-bit Organization: - 32-byte page • Byte, Page and Sequential mode for Reads and Writes • High Reliability • Temperature Range Supported: - Industrial (I): -40C to +85C The Microchip Technology Inc. 23LCV512 is a 512-Kbit Serial SRAM device. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (CS) input. Additionally, SDI (Serial Dual Interface) is supported if your application needs faster data rates. This device also supports unlimited reads and writes to the memory array, and supports data backup via external battery/coin cell connected to VBAT (pin 7). The 23LCV512 is available in standard packages including 8-lead SOIC, PDIP and advanced 8-lead TSSOP. Package Types (not to scale) • Pb-Free and RoHS Compliant, Halogen Free. • 8-Lead SOIC, TSSOP and PDIP Packages Pin Function Table Name SOIC/TSSOP/PDIP Function CS Chip Select Input SO/SIO1 Serial Output/SDI pin Vss Ground SI/SIO0 Serial Input/SDI pin SCK Serial Clock VBAT External Backup Supply Input Vcc Power Supply  2012-2021 Microchip Technology Inc. CS 1 8 Vcc SO/SIO1 2 7 VBAT NC 3 6 SCK Vss 4 5 SI/SIO0 DS20005157B-page 1 23LCV512 1.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings (†) VCC .............................................................................................................................................................................6.5V All inputs and outputs w.r.t. VSS ......................................................................................................... -0.3V to VCC +0.3V Storage temperature ...............................................................................................................................-65°C to +150°C Ambient temperature under bias ...............................................................................................................-40°C to +85°C † NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability. TABLE 1-1: DC CHARACTERISTICS DC CHARACTERISTICS Param. No. Sym. Characteristic Industrial (I): TA = -40°C to +85°C Min. Typ.(1) Max. Units Test Conditions D001 VCC Supply voltage 2.5 — 5.5 V D002 VIH High-level input voltage 0.7 x VCC — VCC + 0.3 V D003 VIL Low-level input voltage -0.3 — 0.10 x VCC V 23LCV512 D004 VOL Low-level output voltage — — 0.2 V IOL = 1 mA D005 VOH High-level output voltage VCC - 0.5 — — V IOH = -400 A D006 ILI Input leakage current — — ±1 A CS = VCC, VIN = VSS OR VCC D007 ILO Output leakage current — — ±1 A CS = VCC, VOUT = VSS OR VCC 23LCV512 D008 ICC Read Operating current — 3 10 mA FCLK = 20 MHz; SO = O, 5.5V D009 ICCS Standby current — 4 10 A CS = VCC = 5.5V, Inputs tied to VCC or VSS D010 CINT Input capacitance — — 7 pF VCC = 0V, f = 1 MHz, Ta = 25°C (Note 1) D011 VDR RAM data retention voltage — 1.0 — V (Note 2) D012 VTRIP VBAT Change Over 1.6 1.8 2.0 V Typical at Ta = 25°C (Note 1) D013 VBAT VBAT Voltage Range 1.4 — 3.6 V (Note 1) D014 IBAT VBAT Current — 1 — A Typical at 2.5V, Ta = 25°C (Note 1) Note 1: 2: This parameter is periodically sampled and not 100% tested. Typical measurements taken at room temperature (25°C). This is the limit to which VDD can be lowered without losing RAM data. This parameter is periodically sampled and not 100% tested. DS20005157B-page 2  2012-2021 Microchip Technology Inc. 23LCV512 TABLE 1-2: AC CHARACTERISTICS AC CHARACTERISTICS Param. Sym. No. Industrial (I): Characteristic TA = -40°C to +85°C Min. Max. Units 1 FCLK Clock frequency — 20 MHz 2 TCSS CS setup time 25 — ns 3 TCSH CS hold time 50 — ns 4 TCSD CS disable time 25 — ns 5 Tsu Data setup time 10 — ns Test Conditions 6 THD Data hold time 10 — ns 7 TR CLK rise time — 20 ns Note 1 8 TF CLK fall time — 20 ns Note 1 9 THI Clock high time 25 — ns 10 TLO Clock low time 25 — ns 11 TCLD Clock delay time 25 — ns 12 TV Output valid from clock low — 25 ns 13 THO Output hold time 0 — ns 14 TDIS Output disable time — 20 ns Note 1: Note 1 This parameter is periodically sampled and not 100% tested. TABLE 1-3: AC TEST CONDITIONS AC Waveform: Input pulse level 0.1 x VCC to 0.9 x VCC Input rise/fall time Operating temperature 5 ns -40°C to +85°C CL = 30 pF — Timing Measurement Reference Level: Input 0.5 x VCC Output 0.5 x VCC  2012-2021 Microchip Technology Inc. DS20005157B-page 3 23LCV512 FIGURE 1-1: SERIAL INPUT TIMING (SPI MODE) 4 CS 2 7 3 8 11 SCK 5 SI 6 MSb in LSb in High-Impedance SO FIGURE 1-2: SERIAL OUTPUT TIMING (SPI MODE) CS 9 3 10 SCK 12 SO SI DS20005157B-page 4 13 MSb out 14 LSb out Don’t Care  2012-2021 Microchip Technology Inc. 23LCV512 2.0 FUNCTIONAL DESCRIPTION 2.1 Principles of Operation The 23LCV512 is an 512 Kbit Serial SRAM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today’s popular microcontroller families, including Microchip’s PIC® microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in firmware to match the SPI protocol. In addition, the 23LCV512 is also capable of operating in SDI (or dual SPI) mode. The 23LCV512 contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS pin must be low for the entire operation. Table 2-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses and data are transferred MSb first, LSb last. 2.2 Modes of Operation The 23LCV512 has three modes of operation that are selected by setting bits 7 and 6 in the MODE register. The modes of operation are Byte, Page and Burst. Byte Operation – is selected when bits 7 and 6 in the MODE register are set to 00. In this mode, the read/ write operations are limited to only one byte. The command followed by the 16-bit address is clocked into the device and the data to/from the device is transferred on the next eight clocks (Figure 2-1, Figure 2-2). If operating in Sequential mode, the data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (FFFFh), the address counter rolls over to address 0000h, allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the CS pin. 2.4 Write Sequence Prior to any attempt to write data to the 23LCV512, the device must be selected by bringing CS low. Once the device is selected, the Write command can be started by issuing a WRITE instruction, followed by the 16-bit address and then the data to be written. A write is terminated by the CS being brought high. If operating in Page mode, after the initial data byte is shifted in, additional bytes can be shifted into the device. The Address Pointer is automatically incremented. This operation can continue for the entire page (32 bytes) before data will start to be overwritten. If operating in Sequential mode, after the initial data byte is shifted in, additional bytes can be clocked into the device. The internal Address Pointer is automatically incremented. When the Address Pointer reaches the highest address (FFFFh), the address counter rolls over to (0000h). This allows the operation to continue indefinitely, however, previous data will be overwritten. Page Operation – is selected when bits 7 and 6 in the MODE register are set to 10. The 23LCV512 has 2048 pages of 32 bytes. In this mode, the read and write operations are limited to within the addressed page (the address is automatically incremented internally). If the data being read or written reaches the page boundary, then the internal address counter will increment to the start of the page (Figure 2-3, Figure 2-4). Sequential Operation – is selected when bits 7 and 6 in the MODE register are set to 01. Sequential operation allows the entire array to be written to and read from. The internal address counter is automatically incremented and page boundaries are ignored. When the internal address counter reaches the end of the array, the address counter will roll over to 0x0000 (Figure 2-5, Figure 2-6). 2.3 Read Sequence The device is selected by pulling CS low. The 8-bit READ instruction is transmitted to the 23LCV512 followed by the 16-bit address. After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin.  2012-2021 Microchip Technology Inc. DS20005157B-page 5 23LCV512 TABLE 2-1: INSTRUCTION SET Instruction Name Instruction Format Hex Code Description READ 0000 0011 0x03 Read data from memory array beginning at selected address WRITE 0000 0010 0x02 Write data to memory array beginning at selected address EDIO 0011 1011 0x3B Enter Dual I/O access RSTIO 1111 1111 0xFF Reset Dual I/O access RDMR 0000 0101 0x05 Read Mode Register WRMR 0000 0001 0x01 Write Mode Register FIGURE 2-1: BYTE READ SEQUENCE (SPI MODE) CS 0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31 SCK Instruction 0 SI 0 0 0 0 16-bit Address 0 1 1 15 14 13 12 2 1 0 Data Out High-Impedance 7 SO FIGURE 2-2: 6 5 4 3 2 1 0 BYTE WRITE SEQUENCE (SPI MODE) CS 0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31 SCK Instruction SI 0 0 0 0 0 16-bit Address 0 1 0 15 14 13 12 Data Byte 2 1 0 7 6 5 4 3 2 1 0 High-Impedance SO DS20005157B-page 6  2012-2021 Microchip Technology Inc. 23LCV512 FIGURE 2-3: PAGE READ SEQUENCE (SPI MODE) CS 0 1 2 0 0 0 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31 SCK Instruction SI 0 0 16-bit Address 0 1 2 1 15 14 13 12 1 0 Page X, Word Y Page X, Word Y High-Impedance SO 7 6 5 4 3 2 1 0 CS 32 33 34 35 36 37 38 39 SCK SI Page X, Word Y+1 7 SO 6 FIGURE 2-4: 5 4 3 2 1 Page X, Word 31 0 7 6 5 4 3 2 Page X, Word 0 1 0 7 6 5 4 3 2 1 0 PAGE WRITE SEQUENCE (SPI MODE) CS 0 1 2 0 0 0 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31 SCK Instruction SI 0 0 Page X, Word Y 16-bit Address 0 1 0 15 14 13 12 2 1 0 7 6 5 4 3 2 1 0 Page X, Word Y CS 32 33 34 35 36 37 38 39 SCK Page X, Word Y+1 SI 7 6 5 4 3 2  2012-2021 Microchip Technology Inc. 1 Page X, Word 31 0 7 6 5 4 3 2 Page X, Word 0 1 0 7 6 5 4 3 2 1 0 DS20005157B-page 7 23LCV512 FIGURE 2-5: SEQUENTIAL READ SEQUENCE (SPI MODE) CS 0 1 2 0 0 0 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31 SCK Instruction SI 0 0 16-bit Address 0 1 2 1 15 14 13 12 1 0 Page X, Word Y 7 SO 6 5 4 3 2 1 0 CS SCK SI Page X, Word 31 SO 7 6 5 4 3 2 Page X+1, Word 0 1 0 7 6 5 4 3 2 1 Page X+1, Word 1 0 7 6 5 4 3 2 1 0 CS SCK SI Page X+1, Word 31 SO 7 6 DS20005157B-page 8 5 4 3 2 Page X+n, Word 1 1 0 7 6 5 4 3 2 1 Page X+n, Word 31 0 7 6 5 4 3 2 1 0  2012-2021 Microchip Technology Inc. 23LCV512 FIGURE 2-6: SEQUENTIAL WRITE SEQUENCE (SPI MODE) CS 0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31 SCK Instruction SI 0 0 0 0 0 16-bit Address 0 1 Data Byte 1 2 0 15 14 13 12 1 0 7 6 5 4 3 2 1 0 CS 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 SCK Data Byte 2 SI 7 6 5 4 3 2  2012-2021 Microchip Technology Inc. Data Byte 3 1 0 7 6 5 4 3 2 Data Byte n 1 0 7 6 5 4 3 2 1 0 DS20005157B-page 9 23LCV512 2.5 Read Mode Register Instruction (RDMR) The mode bits indicate the operating mode of the SRAM. The possible modes of operation are: 0 0 = Byte mode The Read Mode Register instruction (RDMR) provides access to the MODE register. The MODE register may be read at any time. The MODE register is formatted as follows: TABLE 2-2: 1 0 = Page mode 0 1 = Sequential mode (default operation) 1 1 = Reserved Bits 0 through 5 are reserved and should always be set to ‘0’. MODE REGISTER 7 6 5 4 3 2 1 0 W/R W/R – – – – – – 0 0 0 0 0 0 MODE MODE See Figure 2-7 for the RDMR timing sequence. W/R = writable/readable FIGURE 2-7: READ MODE REGISTER TIMING SEQUENCE (RDMR) CS 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 1 0 SCK Instruction SI 0 0 0 0 0 High-Impedance SO DS20005157B-page 10 1 0 1 Data from MODE Register 7 6 5 4 3 2  2012-2021 Microchip Technology Inc. 23LCV512 2.6 Write Mode Register Instruction (WRMR) The Write Mode Register instruction (WRMR) allows the user to write to the bits in the MODE register as shown in Table 2-2. This allows for setting of the Device Operating mode. Several of the bits in the MODE register must be cleared to ‘0’. See Figure 2-8 for the WRMR timing sequence. FIGURE 2-8: WRITE MODE REGISTER TIMING SEQUENCE (WRMR) CS 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 1 0 SCK Instruction SI 0 0 0 0 Data to MODE Register 0 0 0 1 7 6 5 4 3 2 High-Impedance SO 2.7 Power-On State The 23LCV512 powers on in the following state: • The device is in low-power Standby mode (CS = 1) • A high-to-low-level transition on CS is required to enter active state  2012-2021 Microchip Technology Inc. DS20005157B-page 11 23LCV512 3.0 PIN DESCRIPTIONS The descriptions of the pins are listed in Table 3-1. TABLE 3-1: Name PIN FUNCTION TABLE SOIC/ PDIP TSSOP Function CS 1 Chip Select Input SO/SIO1 2 Serial Data Output/SDI Pin NC 3 No Connect VSS 4 3.6 VBAT supply Input The VBAT pin is used as an input for external backup supply to maintain SRAM data when VCC is below the VTRIP point. If the VBAT function is not being used, it is recommended to connect this pin to VSS. 3.7 SPI and SDI Pin Designations SPI Mode: 1 8 Ground SO 2 7 VBAT 3 6 SCK 4 5 SI SI/SIO0 5 Serial Data Input/SDI Pin NC SCK 6 Serial Clock Input Vss VBAT 7 External Backup Supply VCC 8 Power Supply 3.1 Chip Select (CS) A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. When the device is deselected, SO goes to the highimpedance state, allowing multiple parts to share the same SPI bus. After power-up, a low level on CS is required, prior to any sequence being initiated. 3.2 Vcc CS SDI Mode: CS 1 8 Vcc SIO1 2 7 VBAT NC 3 6 SCK Vss 4 5 SIO0 Serial Output (SO) The SO pin is used to transfer data out of the 23LCV512. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock. 3.3 Serial Input (SI) The SI pin is used to transfer data into the device. It receives instructions, addresses, and data. Data is latched on the rising edge of the serial clock. 3.4 Serial Dual Interface Pins(SIO0, SIO1) The SIO0 and SIO1 pins are used for SDI mode of operation. Functionality of these I/O pins is shared with SO and SI. 3.5 Serial Clock (SCK) The SCK is used to synchronize the communication between a host and the 23LCV512. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input. DS20005157B-page 12  2012-2021 Microchip Technology Inc. 23LCV512 4.0 DUAL SERIAL MODE 4.1 The 23LCV512 supports SDI (Serial Dual) mode of operation. To enter SDI mode the EDIO command must be clocked in (Figure 4-1). It should be noted that if the MCU resets before the SRAM, the user will need to determine the serial mode of operation of the SRAM and reset it accordingly. Byte read and write sequence in SDI mode is shown in Figure 4-2 and Figure 4-3. The 23LCV512 also supports SDI (Serial Dual) mode of operation when used with compatible host devices. As a convention for SDI mode of operation, two bits are entered per clock using the SIO0 and SIO1 pins. Bits are clocked MSB first. FIGURE 4-1: Dual Interface Mode ENTER SDI MODE (EDIO) FROM SPI MODE CS 0 1 2 3 0 1 1 4 5 6 7 SCK 0 SI 1 0 1 1 High-Impedance SO FIGURE 4-2: BYTE READ MODE SDI CS 0 1 2 3 4 5 6 7 9 10 11 12 13 14 15 16 17 18 19 8 SCK SIO0 0 0 0 1 14 12 10 Instruction SIO1 0 0 0 8 6 4 2 Dummy Byte 16-Bit Address 1 15 13 11 9 7 5 6 0 3 1 4 2 0 Data Out 7 5 3 1 Note: Page and Sequential mode are similar in that additional bytes can be clocked out before CS is brought high. Note: The first byte read after the address will be a dummy byte.  2012-2021 Microchip Technology Inc. DS20005157B-page 13 23LCV512 FIGURE 4-3: BYTE WRITE MODE SDI CS 0 1 2 3 4 5 6 7 9 10 11 12 13 14 15 8 SCK SIO0 0 0 0 0 14 12 10 Instruction SIO1 Note: 4.2 0 0 0 8 6 4 2 0 6 7 5 0 2 Data In 16-Bit Address 1 15 13 11 9 4 3 1 7 5 3 1 Page and Sequential mode are similar in that additional bytes can be clocked in before CS is brought high. Exit SDI Mode To exit from SDI mode, the RSTIO command must be issued. The command must be entered in the current device configuration see (Figure 4-4). FIGURE 4-4: RESET SDI MODE (RSTIO) – FROM SDI MODE CS 0 1 2 3 SIO0 1 1 1 1 SIO1 1 1 1 1 SCK DS20005157B-page 14  2012-2021 Microchip Technology Inc. 23LCV512 5.0 VBAT The VBAT trip point is the point at which the internal switch operates the device from the VBAT supply and is typically 1.8V (VTRIP specification D012). When VCC falls below the VTRIP point the system will continue to maintain the SRAM contents. The 23LCV512 features an internal switch that will maintain the SRAM contents. In the event that the VCC supply is not available, the voltage applied to the VBAT pin serves as the backup supply. Supply Condition The following conditions apply: Read/Write Access Powered By VCC < VTRIP No VBAT VCC > VTRIP, VCC < VBAT Yes VCC VCC > VTRIP, VCC > VBAT Yes VCC  2012-2021 Microchip Technology Inc. DS20005157B-page 15 23LCV512 6.0 PACKAGING INFORMATION 6.1 Package Marking Information 8-Lead PDIP (300 mil) Example XXXXXXXX XXXXXNNN 23LCV512 I/P e3 1L7 YYWW 8-Lead SOIC (3.90 mm) XXXXXXXT XXXXYYWW NNN Legend: XX...X T Y YY WW NNN e3 Example: 23LCVAI SN e3 0528 1L7 8-Lead TSSOP XXXX TYWW NNN 0528 Example: 3LVA I837 1L7 Part number or part number code Temperature (I, E) Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week ‘01’) Alphanumeric traceability code (2 characters for small packages) Pb-free JEDEC designator for Matte Tin (Sn) Note: For very small packages with no room for the Pb-free JEDEC designator e3 , the marking will only appear on the outer carton or reel label. Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. DS20005157B-page 16  2012-2021 Microchip Technology Inc. 23LCV512 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP] Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging D A N B E1 NOTE 1 1 2 TOP VIEW E C A2 A PLANE L c A1 e eB 8X b1 8X b .010 C SIDE VIEW END VIEW Microchip Technology Drawing No. C04-018-P Rev E Sheet 1 of 2  2012-2021 Microchip Technology Inc. DS20005157B-page 17 23LCV512 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP] Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging ALTERNATE LEAD DESIGN (NOTE 5) DATUM A DATUM A b b e 2 e 2 e e Units Dimension Limits Number of Pins N e Pitch Top to Seating Plane A Molded Package Thickness A2 Base to Seating Plane A1 Shoulder to Shoulder Width E Molded Package Width E1 Overall Length D Tip to Seating Plane L c Lead Thickness b1 Upper Lead Width b Lower Lead Width eB Overall Row Spacing § MIN .115 .015 .290 .240 .348 .115 .008 .040 .014 - INCHES NOM 8 .100 BSC .130 .310 .250 .365 .130 .010 .060 .018 - MAX .210 .195 .325 .280 .400 .150 .015 .070 .022 .430 Notes: 1. Pin 1 visual index feature may vary, but must be located within the hatched area. 2. § Significant Characteristic 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side. 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. 5. Lead design above seating plane may vary, based on assembly vendor. Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2 DS20005157B-page 18  2012-2021 Microchip Technology Inc. 23LCV512 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging 2X 0.10 C A–B D A D NOTE 5 N E 2 E1 2 E1 E 2X 0.10 C A–B 2X 0.10 C A–B NOTE 1 2 1 e B NX b 0.25 C A–B D NOTE 5 TOP VIEW 0.10 C C A A2 SEATING PLANE 8X A1 SIDE VIEW 0.10 C h R0.13 h R0.13 H SEE VIEW C VIEW A–A 0.23 L (L1) VIEW C Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2  2012-2021 Microchip Technology Inc. DS20005157B-page 19 23LCV512 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging Units Dimension Limits Number of Pins N e Pitch Overall Height A Molded Package Thickness A2 § Standoff A1 Overall Width E Molded Package Width E1 Overall Length D Chamfer (Optional) h Foot Length L Footprint L1 Foot Angle c Lead Thickness b Lead Width Mold Draft Angle Top Mold Draft Angle Bottom MIN 1.25 0.10 0.25 0.40 0° 0.17 0.31 5° 5° MILLIMETERS NOM 8 1.27 BSC 6.00 BSC 3.90 BSC 4.90 BSC 1.04 REF - MAX 1.75 0.25 0.50 1.27 8° 0.25 0.51 15° 15° Notes: 1. Pin 1 visual index feature may vary, but must be located within the hatched area. 2. § Significant Characteristic 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side. 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only. 5. Datums A & B to be determined at Datum H. Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2 DS20005157B-page 20  2012-2021 Microchip Technology Inc. 23LCV512 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging SILK SCREEN C Y1 X1 E RECOMMENDED LAND PATTERN Units Dimension Limits Contact Pitch E Contact Pad Spacing C Contact Pad Width (X8) X1 Contact Pad Length (X8) Y1 MIN MILLIMETERS NOM 1.27 BSC 5.40 MAX 0.60 1.55 Notes: 1. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. Microchip Technology Drawing C04-2057-SN Rev F  2012-2021 Microchip Technology Inc. DS20005157B-page 21 23LCV512 /HDG3ODVWLF7KLQ6KULQN6PDOO2XWOLQH67PP%RG\>76623@ 1RWH )RUWKHPRVWFXUUHQWSDFNDJHGUDZLQJVSOHDVHVHHWKH0LFURFKLS3DFNDJLQJ6SHFLILFDWLRQORFDWHGDW KWWSZZZPLFURFKLSFRPSDFNDJLQJ ' $ % 1 '$780$ '$780% ( (   & % $  ;E  H & % $ 7239,(: $  & & 6($7,1* 3/$1( $ $ $ ;  & $ 6,'(9,(: + F / / 9,(:$$ 0LFURFKLS7HFKQRORJ\'UDZLQJ&5HY&6KHHWRI DS20005157B-page 22  2012-2021 Microchip Technology Inc. 23LCV512 /HDG3ODVWLF7KLQ6KULQN6PDOO2XWOLQH67PP%RG\>76623@ 1RWH )RUWKHPRVWFXUUHQWSDFNDJHGUDZLQJVSOHDVHVHHWKH0LFURFKLS3DFNDJLQJ6SHFLILFDWLRQORFDWHGDW KWWSZZZPLFURFKLSFRPSDFNDJLQJ 8QLWV 'LPHQVLRQ/LPLWV 1XPEHURI3LQV 1 H 3LWFK 2YHUDOO+HLJKW $ 0ROGHG3DFNDJH7KLFNQHVV $ 6WDQGRII $ 2YHUDOO:LGWK ( 0ROGHG3DFNDJH:LGWK ( 2YHUDOO/HQJWK ' )RRW/HQJWK / )RRWSULQW / F /HDG7KLFNQHVV )RRW$QJOH E /HDG:LGWK 0,1        ƒ  0,//,0(7(56 120  %6&    %6&    5()  ƒ  0$;        ƒ  Notes:  3LQYLVXDOLQGH[IHDWXUHPD\YDU\EXWPXVWEHORFDWHGZLWKLQWKHKDWFKHGDUHD  'LPHQVLRQV'DQG(GRQRWLQFOXGHPROGIODVKRUSURWUXVLRQV0ROGIODVKRU SURWUXVLRQVVKDOOQRWH[FHHGPPSHUVLGH  'LPHQVLRQLQJDQGWROHUDQFLQJSHU$60(