ATA663431/ATA663454
LIN SBC(1) including LIN Transceiver, Voltage Regulator,
Window Watchdog and High-side Switch
DATASHEET
Features
● Supply voltage up to 40V
● Operating voltage VVS = 5V to 28V
● Supply current
● Sleep mode: typically 10µA
● Silent mode: typically 47µA
● Very low current consumption at low supply voltages (2V < VVS < 5.5V):
typically 150µA
● Linear low-drop voltage regulator, 85mA current capability:
● MLC (multi-layer ceramic) capacitor with 0Ω ESR
● Normal, fail-safe, and silent mode
● Atmel ATA663454: VCC = 5.0V ±2%
● Atmel ATA663431: VCC = 3.3V ±2%
● Sleep mode: VCC is switched off
● VCC undervoltage detection with open drain reset output (NRES, 4ms reset time)
● Voltage regulator is short-circuit and over-temperature protected
● Adjustable watchdog time via external resistor
● Negative trigger input for watchdog
● Limp Home watchdog failure output
● LIN physical layer according to LIN 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2
● Bus pin is overtemperature and short-circuit protected versus GND and battery
● High-side switch
● Wake-up capability via LIN Bus (100µs dominant), WKin pin and CL15 pin
● Wake-up source recognition
● TXD time-out timer
● Advanced EMC and ESD performance
● Fulfills the OEM “Hardware Requirements for LIN in Automotive Applications
Rev.1.3”
● Interference and damage protection according to ISO7637
● Qualified according to AEC-Q100
● Package: DFN16 with wettable flanks (Moisture Sensitivity Level 1)
Note:
1. LIN SBC: LIN system basis chip
9232H-AUTO-09/14
1.
Description
Designed in compliance with LIN specifications 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2, the Atmel® ATA663431/ATA663454 is a
new generation of system basis chips with a fully integrated LIN transceiver, a low-drop voltage regulator (3.3V/5V/85mA), a
window watchdog, and a high-side switch. This combination makes it possible to develop simple, but powerful, slave nodes
in LIN-bus systems. Atmel ATA663431/ATA663454 is designed to handle low-speed data communication in vehicles (such
as in convenience electronics). Improved slope control at the LIN driver ensures secure data communication up to 20Kbaud.
The bus output is designed to withstand high voltage. Sleep mode and silent mode guarantee a minimized current
consumption even in the case of a floating or short-circuited LIN bus.
Figure 1-1. Block Diagram
Atmel ATA663431/ATA663454
15
VS
14
LIN
12
WKin
16
VCC
VCC
Normal and
Fail-safe
Mode
Receiver
RXD
-
1
+
RF-filter
CL15
11
HV Input
(positive edge)
Wake-up module
VCC
TXD
Short-circuit and
overtemperature
protection
TXD
Time-Out
Timer
4
HV Input
(negative edge)
Slew rate control
Voltage regulator
EN
Sleep
mode
Control
VCC
unit
switched
off
2
Normal/Silent/
Fail-safe Mode
3.3V/5V
VCC
3
NRES
13
GND
9
HSout
8
HSin
Undervoltage reset
WDOSC
7
Window Watchdog
VCC
NTRIG
5
MODE
6
LH
2
Watchdog Oscillator
10
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
High Side Switch
2.
Pin Configuration
Figure 2-1. Pinning DFN16
RXD
1
16
EN
VS
NRES
Atmel
ATA663431
ATA663454
TXD
LIN
GND
DFN16
3 x 5.5mm
NTRIG
WKin
CL15
MODE
WDOSC
HSin
Table 2-1.
VCC
LH
8
9
HSout
Pin Description
Pin
Symbol
Function
1
RXD
2
EN
3
NRES
4
TXD
5
NTRIG
Low-level watchdog trigger input from microcontroller; if not needed, connect to VCC
6
MODE
Control input for watchdog. Low: watchdog is on. High: watchdog is off
7
WDOSC
8
HSin
High-side control input
9
HSout
High-side switch output
10
LH
Receive data output
Enable normal mode if the input is high
VCC undervoltage output, open drain, low at reset
Transmit data input
Connection for external resistor to set the watchdog frequency
Failure output of the watchdog (Limp Home), open drain
11
CL15
Ignition detection (edge sensitive); if not needed, connect to GND
12
WKin
High-voltage input for local wake-up request; if not needed, connect directly to VS
13
GND
Ground
14
LIN
LIN bus line input/output
15
VS
Supply voltage
16
VCC
Backside
Output voltage regulator 3.3V/5V/85mA
Heat slug, internally connected to GND
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
3
3.
Pin Description
3.1
Supply Pin (VS)
LIN operating voltage is VVS = 5V to 28V. In order to avoid false bus messages, undervoltage detection is implemented to
disable transmission if VVS falls below VVS_th_N_F_down. After switching on VVS, the IC starts in fail-safe mode and the voltage
regulator is switched on.
The supply current in sleep mode is typically 10µA and 47µA in silent mode.
3.2
Ground Pin (GND)
The IC does not affect the LIN bus in the event of GND disconnection. It can handle ground shifts of up to 11.5% with respect
to VVS.
3.3
Voltage Regulator Output Pin (VCC)
The internal 3.3V/5V voltage regulator is capable of driving loads up to 85mA, supplying the microcontroller and other ICs on
the PCB, and is protected against overload by means of current limitation and overtemperature shutdown. Furthermore, the
output voltage is monitored and causes a reset signal at the NRES output pin if it drops below a defined threshold
VVCC_th_uv_down.
3.4
Undervoltage Reset Output Pin (NRES)
If the VVCC voltage falls below the undervoltage detection threshold VVCC_th_uv_down, NRES switches to low after tres_f. Even if
VVCC = 0V, the NRES stays low because it is internally driven from the VS voltage. If VS voltage ramps down, NRES stays
low until VVS < 1.5V and then becomes high-impedant.
The undervoltage delay implemented keeps NRES low for tReset = 4ms after VVCC reaches its nominal value.
3.5
Bus Pin (LIN)
A low-side driver is implemented with internal current limitation and thermal shutdown as well as an internal pull-up resistor
in compliance with LIN specification 2.x. The voltage range is from –27V to +40V. This pin exhibits no reverse current from
the LIN bus to VS, even in the event of a GND shift or supply disconnection. The LIN receiver thresholds comply with the LIN
protocol specification.
The fall time (transition from recessive to dominant state) and the rise time (transition from dominant to recessive state) are
slope-controlled.
During a short-circuit at the LIN pin to VBAT the output limits the output current to IBUS_LIM. Due to the power dissipation, the
chip temperature exceeds TLINoff and the LIN output is switched off. The chip cools down and, after a hysteresis of Thys,
switches the output on again. RXD stays on high because LIN is high. During LIN overtemperature switch-off, the VCC
regulator works independently.
During a short circuit from LIN to GND the IC can be switched into sleep or silent mode and even in this case the current
consumption is lower than 100µA in sleep mode and lower than 120µA in silent mode. If the short circuit disappears, the IC
starts with a remote wake-up.
The reverse current is < 2µA at pin LIN during loss of VBat. This is optimal behavior for bus systems where some slave nodes
are supplied from battery or ignition.
4
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
3.6
Bus Data Input/Output (TXD)
In normal mode the TXD pin is the microcontroller interface for controlling the state of the LIN output. TXD must be pulled to
ground in order to drive the LIN bus low. If TXD is high or unconnected (internal pull-up resistor), the LIN output transistor is
turned off and the bus is in the recessive state. If the TXD pin stays at GND level while switching into normal mode, it must
be pulled to high longer than 10µs before the LIN driver can be activated. This feature prevents the bus line from being
driven unintentionally to dominant state after normal mode has been activated (also in the case of a short circuit at TXD to
GND). If TXD is short-circuited to GND, it is possible to switch to sleep mode via the EN pin after t > tdom.
In fail-safe mode this pin is used as an output and signals the fail-safe source.
An internal timer prevents the bus line from being driven permanently in the dominant state. If TXD is forced to low longer
than tdom > 20ms, the LIN bus driver is switched to the recessive state. Nevertheless, when switching to sleep mode, the
actual level at the TXD pin is relevant.
To reactivate the LIN bus driver, TXD needs to be set high for at least tDTOrel (min 10µs).
3.7
Bus Data Output Pin (RXD)
In normal mode this pin reports the state of the LIN bus to the microcontroller. LIN high (recessive state) is indicated by a
high level at RXD; LIN low (dominant state) is indicated by a low level at RXD. The output is a push-pull stage switching
between VCC and GND. The AC characteristics are measured with an external load capacitor of 20pF.
In silent mode the RXD output switches to high.
3.8
Enable Input Pin (EN)
The enable input pin controls the operating mode of the device. If EN is high, the circuit is in normal mode, with the TXD to
LIN and the LIN to RXD the transmission paths both active. The VCC voltage regulator operates with 3.3V/5V/85mA output
capability.
If EN is switched to low while TXD is still high, the device is forced into silent mode. No data transmission is possible and the
current consumption is reduced to IVSsilent typ. 47µA. The VCC regulator maintains full functionality.
If EN is switched to low while TXD is low, the device is forced into sleep mode. This disables data transmission and the
voltage regulator is switched off.
Pin EN provides a pull-down resistor to force the transceiver into recessive mode if EN is disconnected.
3.9
Wake Input Pin (WKin)
The WKin pin is a high-voltage input used for waking up the device from sleep mode or silent mode. It is usually connected
to an external switch in the application to generate a local wake-up. A pull-up current source with typically 10µA is
implemented. The voltage threshold for a wake-up signal is typically 2V below VVS. If the WKin pin is not needed in the
application, it can be connected directly to the VS pin.
3.10
CL15 Pin
The CL15 pin is a high-voltage input that can be used to wake up the device from sleep mode or silent mode. It is an edgesensitive pin (low to-high transition). Thus, even if the CL15 pin is at high voltage (VCL15 > VCL15H), it is possible to switch the
IC into sleep mode or silent mode. It is usually connected to the ignition for generating a local wake-up in the application if
the ignition is switched on. The CL15 pin should be tied directly to ground if not needed. A debounce timer with a value
tdbCL15 of typically 100μs is implemented. To protect this pin against transients, a serial resistor with 10kΩ and a ceramic
capacitor with 47nF are recommended. With this RC combination you can increase the CL15 wake-up time.
3.11
WDOSC Output Pin
The WDOSC output pin provides a typical voltage of 1.23V intended to supply an external resistor with values between 34kΩ
and 120kΩ. The value of the resistor adjusts the watchdog oscillator frequency to provide a certain range of time windows.
If the watchdog is disabled, the output voltage is switched off and the pin can either be tied to VCC or left open.
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
5
3.12
NTRIG Input Pin
The NTRIG input pin is the trigger input for the window watchdog. A pull-up resistor is implemented. A falling edge triggers
the watchdog. The trigger signal (low) must exceed a minimum time of ttrigmin to generate a watchdog trigger and avoid false
triggers caused by transients.
3.13
Mode Input Pin (MODE)
Connect the MODE pin directly or via an external resistor to GND for normal watchdog operation. To debug the software of
the connected microcontroller, connect the MODE pin to VCC and the watchdog is switched off. For fail-safe reasons, the
MODE pin has a self-holding function, pulling the input to ground (i.e., watchdog enabled) in case of an open connection.
Note:
3.14
If you do not use the watchdog, connect the mode pin directly to VCC.
Limp Home Watchdog Failure Output (LH)
The LH output pin indicates a failure of the watchdog. It is realized as a high-voltage open drain NMOS structure. During
power up or after a wake-up from sleep mode the LH output is switched off. As the watchdog is only working in normal and
fail-safe mode, the state of the LH output transistor can change only in these two modes. In silent mode the LH output
remains in the same state as it was before switching into silent mode.
If a watchdog reset occurs, the LH output transistor switches on immediately, and it switches off only after three correct
consecutive watchdog trigger pulses have been occurred at the NTRIG pin.
3.15
High-side Switch Pins (HSout, HSin)
This high-side switch is designed for low-power loads such as LEDs, sensors or a voltage divider for measuring the supply
voltage. It is functional in all operating modes of the chip except for sleep mode. Its structure is connected to the VS supply
pin. This pin is short-circuit protected and also protected against overheating, whereas the protective shutdown is
debounced and latched. In other words, after a protective shutdown of the output switch, the control line HSin has to go to
low level first before the output can be restarted again.
The high-side switch is controlled via the low-voltage input pin HSin. If the input is high, the output is switched on. For failsafe reasons, the HSin input is equipped with a pull-down resistor to GND. This keeps the high-side switch off in case of a
missing connection from the controller.
Please note that in case of a disconnected system ground, the module can be supplied via the connected load on the highside output and an internal ESD structure. This is the case if the load has a different ground connection than the PCB. See
also the “Absolute Maximum Ratings” section for current limits in such cases.
6
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
4.
Functional Description
4.1
Physical Layer Compatibility
Because the LIN physical layer is independent of higher LIN layers (such as the LIN protocol layer), all nodes with a LIN
physical layer according to revision 2.x can be mixed with LIN physical layer nodes found in older versions (i.e., LIN 1.0, LIN
1.1, LIN 1.2, LIN 1.3) without any restrictions.
4.2
Operating Modes
Figure 4-1. Operating Modes
a: VS > VVS_th_U_F_up (2.4V)
b: VS < VVS_th_U_down (1.9V)
c: Bus wake-up event (LIN)
d: VCC < VVCC_th_uv_down (2.4V/4.2V) or WD-Reset
e: VS < VVS_th_N_F_down (3.9V)
f: VS > VVS_th_F_N_up (4.9V)
g: Local wake-up event (WKin or CL15)
Unpowered Mode
All circuitry OFF
a
b
Fail-safe Mode
EN = 0
TXD = 0
&f
VCC: ON
VCC monitor active
Communication: OFF
Wake-up Signaling
Undervoltage Signaling
Watchdog: ON
EN = 0
TXD = 1
&f&d
EN = 1
&f
b
c&f
g&f
Sleep Mode
VCC: OFF
Communication: OFF
Watchdog: OFF
Table 4-1.
c & f,
g & f,
b
d
d,
e
EN = 1
EN = 1
Normal Mode
&f
Go to sleep
command EN = 0
TXD = 0
VCC: ON
VCC monitor active
Communication: ON
Watchdog: ON
&f
Go to silent
EN = 0 command
TXD = 1
Silent Mode
VCC: ON
VCC monitor active
Communication: OFF
Watchdog: OFF
Operating Modes (Mode Pin Is Always Low)
Operating
Modes
Voltage
Transceiver Regulator Watchdog
LH
High-Side
Output
LIN
TXD
RXD
Fail-safe
OFF
ON
ON
WD
dependent
HSin-dependent
Recessive
Signaling fail-safe
sources (see Table 4-2)
Normal
ON
ON
ON
WD
dependent
HSin-dependent
TXD
dependent
Follows data
transmission
Silent
OFF
ON
OFF
Remains in
HSin-dependent
previous state
Recessive
High
High
Sleep/Unpowered
OFF
OFF
OFF
Recessive
Low
Low
OFF
OFF
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
7
4.2.1
Normal Mode
This is the normal transmission and receiving mode of the LIN interface. The VCC voltage regulator works with 3.3V/5V
output voltage. The watchdog needs a trigger signal from NTRIG to avoid resets at NRES. If NRES switches to low, the IC
changes its state to fail-safe mode.
4.2.2
Silent Mode
A falling edge at EN while TXD is high switches the IC into silent mode. The TXD signal has to be logic high during the mode
select window. The transmission path is disabled in silent mode. The voltage regulator is active. The overall supply current
from VBAT is a combination of the IVSsilent of typ. 47µA plus the VCC regulator output current IVCC.
Figure 4-2. Switching to Silent Mode
Normal Mode
Silent Mode
EN
TXD
Mode select window
td = 3.2µs
NRES
VCC
Delay time silent mode
td_silent = maximum 20µs
LIN
LIN switches directly to recessive mode
In silent mode, the internal slave termination between the LIN pin and VS pin is disabled to minimize current consumption in
case the LIN pin is short-circuited to GND. Only a weak pull-up current (typically 10µA) is present between the LIN pin and
the VS pin. Silent mode can be activated regardless of the current level on the LIN pin or WKin pin.
If an undervoltage condition occurs, NRES is switched to low and the Atmel ATA663431/ATA663454 changes its state to
fail-safe mode.
8
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
4.2.3
Sleep Mode
A falling edge at EN while TXD is low switches the IC to sleep mode. The TXD signal has to be logic low during the mode
select window.
Figure 4-3. Switching to Sleep Mode
Sleep Mode
Normal Mode
EN
Mode select window
TXD
td = 3.2µs
NRES
VCC
Delay time sleep mode
td_sleep = maximum 20µs
LIN
LIN switches directly to recessive mode
In order to avoid any influence on the LIN pin while switching into sleep mode, it is possible to switch the EN to low up to
3.2µs earlier than the TXD. The best and easiest way is to generate two simultaneous falling edges at TXD and EN.
The transmission path is disabled in sleep mode. Supply current from VBAT is typically IVSsleep = 10µA. The VCC regulator is
switched off; NRES and RXD are low. The internal slave termination between the LIN and VS pins is disabled to minimize
current consumption in case the LIN pin is short-circuited to GND. Only a weak pull-up current (typically 10µA) between the
LIN pin and VS pin is present. Sleep mode can be activated independently from the current level on the LIN pin. A voltage
less than the LIN pre-wake detection VLINL at the LIN pin activates the internal LIN receiver and starts the wake-up detection
timer.
If TXD is short-circuited to GND, it is possible to switch to sleep mode via EN after t > tdom.
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
9
4.2.4
Fail-Safe Mode
The device automatically switches to fail-safe mode at system power-up. The voltage regulator and the watchdog are
switched on. The NRES output remains low for tres = 4ms and resets the microcontroller. LIN communication is switched off.
The IC stays in this mode until EN is switched to high. The IC then changes to normal mode. A low at NRES switches the IC
directly into fail-safe mode. During fail-safe mode the TXD pin is an output and together with the RXD output pin transmits a
signal indicating the fail-safe source.
If the device enters fail-safe mode coming from normal mode (EN=1) due to a VVS undervoltage condition
(VVS < VVS_th_N_F_down), it is possible to switch to sleep mode or silent mode through a falling edge at the EN input. The
current consumption can be reduced further with this feature.
A wake-up event from either silent mode or sleep mode is indicated to the microcontroller using the two pins RXD and TXD.
A VVS undervoltage condition is also indicated at these two pins. The coding is shown in Table 4-2.
A wake-up event switches the IC to fail-safe mode.
Table 4-2.
10
Signaling in Fail-safe Mode
Fail-Safe Sources
TXD
RXD
LIN wake-up (LIN pin)
Low
Low
Local wake-up (WKin pin or CL15 pin)
Low
High
VVS_th_N_F_down (battery) undervoltage detection (VVS < 3.9V)
High
Low
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
4.3
Wake-up Scenarios from Silent Mode or Sleep Mode
4.3.1
Remote Wake-up via LIN Bus
4.3.1.1 Remote Wake-up from Silent Mode
A remote wake-up from silent mode is only possible if TXD is high. A voltage less than the LIN pre-wake detection VLINL at
the LIN pin activates the internal LIN receiver and starts the wake-up detection timer. A falling edge at the LIN pin followed
by a dominant bus level maintained for a given time period (> tbus) and the following rising edge at the LIN pin (see
Figure 4-4) result in a remote wake-up request. The device switches from silent mode to fail-safe mode, the VCC voltage
regulator remains activated and the internal LIN slave termination resistor is switched on. The remote wake-up request is
indicated by a low level at the RXD and TXD pins (strong pull-down at TXD). EN high can be used to switch directly to
normal mode.
Figure 4-4. LIN Wake-up from Silent Mode
Bus wake-up filtering time
tbus
Fail-safe Mode
Normal Mode
LIN bus
RXD
High
TXD
High
Low
Low (strong pull-down)
High
VCC
EN High
EN
NRES
Watchdog
Watchdog off
Start Watchdog lead time td
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
11
4.3.1.2 Remote Wake-up from Sleep Mode
A voltage less than the LIN pre-wake detection VLINL at the LIN pin activates the internal LIN receiver and starts the wake-up
detection timer.
A falling edge at the LIN pin followed by a dominant bus level maintained for a given time period (> tbus) and a subsequent
rising edge at the LIN pin results in a remote wake-up request. The device switches from sleep mode to fail-safe mode.
The VCC regulator is activated, and the internal LIN slave termination resistor is switched on. The remote wake-up request
is indicated by a low level at RXD and TXD (strong pull-down at TXD).
EN high can be used to switch directly from sleep/silent to fail-safe mode. If EN is still high after VCC ramp-up and the
undervoltage reset time, the IC switches to normal mode.
Figure 4-5. LIN Wake-up from Sleep Mode
Bus wake-up filtering time
tbus
Fail-safe Mode
Normal Mode
High
LIN bus
Low
High
Low (strong pull-down)
High
RXD
TXD
On state
VCC
Off state
tVCC
EN High
EN
Reset
time
NRES
Low
Microcontroller
start-up time delay
Watchdog
12
Watchdog off
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
Start watchdog lead time td
4.3.2
Local Wake-up via WKin Pin
A falling edge at the WKin pin followed by a low level maintained for a given time period (> tWKin) results in a local wake-up
request. The device switches to fail-safe mode. The internal slave termination resistor is switched on. The local wake-up
request is indicated by a low level at the TXD pin to generate an interrupt for the microcontroller. When the WKin pin is low,
it is possible to switch to silent mode or sleep mode via the EN pin. In this case, the wake-up signal has to be switched to
high > 10µs before the negative edge at WKin starts a new local wake-up request.
Figure 4-6. Local Wake-up via WKin pin from Sleep Mode
Fail-safe Mode
Normal Mode
State change
WKin
RXD
High
TXD
Low (strong pull-down)
Wake filtering time
tWKin
VCC
On state
Off state
tVCC
EN High
EN
Reset
time
NRES
Low
Microcontroller
start-up time delay
Watchdog
Watchdog off
Start watchdog lead time td
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
13
Figure 4-7. Local Wake-up via WKin pin from Silent Mode
Fail-safe Mode
Normal Mode
State change
WKin
High
RXD
TXD
Low (strong pull-down)
Wake filtering time
tWKin
VCC
EN High
EN
NRES
Watchdog
4.3.3
Watchdog off
Start watchdog lead time td
Local Wake-up via CL15
A voltage on pin CL15 above VCL15H for at least tdbCL15 results in a local wake-up request. The device switches to fail-safe
mode. The internal slave termination resistor is switched on. The local wake-up request is indicated by a low level at the TXD
pin to generate an interrupt for the microcontroller. Even when the CL15 pin is high, it is possible to switch to silent mode or
sleep mode via the EN pin. In this case, the wake-up signal at CL15 has to be switched to low > 10µs before the rising edge
at CL15 starts a new local wake-up request.
4.3.4
Wake-up Source Recognition
The device can distinguish between different wake-up sources (see Table 4-3). The wake-up source can be read on the TXD
and RXD pin in fail-safe mode. These flags are immediately reset if the microcontroller sets the EN pin to high and the IC is
in normal mode.
Table 4-3.
14
Signaling in Fail-safe Mode
Fail-Safe Sources
TXD
RXD
LIN wake-up (LIN pin)
Low
Low
Local wake-up (WKin pin or CL15 pin)
Low
High
VVS_th_N_F_down (battery) undervoltage detection (VVS < 3.9V)
High
Low
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
Behavior under Low Supply Voltage Conditions
After the battery voltage has been connected to the application circuit, the voltage at the VS pin increases according to the
block capacitor (see Figure 4-12 on page 17). If VVS is higher than the minimum VVS operation threshold VVS_th_U_F_up (typ.
2.25V), the IC mode changes from unpowered mode to fail-safe mode. As soon as VVS exceeds the undervoltage threshold
VVS_th_F_N_up (typ. 4.6V), the LIN transceiver can be activated. The VCC output voltage reaches its nominal value after tVCC.
This parameter depends on the externally applied VCC capacitor and the load. The NRES output is low for the reset time
delay treset. No mode change is possible during this time treset.
The behavior of VCC, NRES and VS is shown in following diagrams (ramp-up and ramp-down):
V (V)
Figure 4-8. VCC and NRES versus VS (Ramp-up) for ATA663431
7.0
6.5
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
VS
NRES
VCC
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
6.0
6.5
7.0
1.0
0.5
0.0
VS (V)
Figure 4-9. VCC and NRES versus VS (Ramp-down) for ATA663431
V (V)
4.4
7.0
6.5
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
VS
NRES
7.0
6.5
6.0
5.5
5.0
4.5
4.0
3.5
3.0
VCC
2.5
2.0
1.5
VS (V)
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
15
V (V)
Figure 4-10. VCC and NRES versus VS (Ramp-up) for ATA663454
7.0
6.5
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
VS
NRES
VCC
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
6.0
6.5
7.0
2.0
1.5
1.0
0.5
0.0
VS (V)
V (V)
Figure 4-11. VCC and NRES versus VS (Ramp-down) for ATA663454
7.0
6.5
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
VS
NRES
VCC
7.0
6.5
6.0
5.5
5.0
4.5
4.0
3.5
3.0
2.5
VS (V)
Please note that the upper graphs are only valid if the VVS ramp-up and ramp-down time is much slower than the VCC rampup time tVcc and the NRES delay time treset.
If during sleep mode the voltage level of VVS drops below the undervoltage detection threshold VVS_th_N_F_down (typ. 4.3V),
the operating mode is not changed and no wake-up is possible. Only if the supply voltage on pin VS drops below the VVS
operation threshold VVS_th_U_down (typ. 2.05V) does the IC switch to unpowered mode.
If during silent mode the VCC voltage drops below the VCC undervoltage threshold VVCC_th_uv_down the IC switches into failsafe mode. If the supply voltage on pin VS drops below the VVS operation threshold VVS_th_U_down (typ. 2.05V), does the IC
switch to unpowered mode.
If during normal mode the voltage level on pin VS drops below the VVS undervoltage detection threshold VVS_th_N_F_down (typ.
4.3V), the IC switches to fail-safe mode. This means the LIN transceiver is disabled in order to avoid malfunctions or false
bus messages. The voltage regulator remains active.
For ATA663431: In this undervoltage situation, it is possible to switch the device into sleep mode or silent mode
through a falling edge at the EN input pin. This feature ensures that it is always possible to switch to these two current
saving modes so that current consumption can be reduced even further.
When the VCC voltage drops below the VCC undervoltage threshold VVCC_th_uv_down (typ. 2.6V) the IC switches into
fail-safe mode.
For ATA663454: Because of the VCC undervoltage condition in this situation, the IC is in fail-safe mode and can be
switched into sleep mode only.
Only when the supply voltage VVS drops below the operation threshold VVS_th_U_down (typ. 2.05V) does the IC switch
into unpowered mode.
The current consumption of the ATA663431/ATA663454 in silent mode is always below 200µA, even when the supply
voltage VVS is lower than the regulator’s nominal output voltage VCC.
16
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
Voltage Regulator
Figure 4-12. VCC Voltage Regulator: Supply Voltage Ramp-up and Ramp-down
V
VS
12V
VCC
5.0V/3.3V
4.8V/2.9V
VVS_th_N_f_down
2.4V
t
tVCC
tReset
tres_f
NRES
5.0V/3.3V
t
The voltage regulator needs an external capacitor for compensation and to smooth the disturbances from the
microcontroller. It is recommended to use a MLC capacitor with a minimum capacitance of 1.8µF together with a 100nF
ceramic capacitor. Depending on the application, the values of these capacitors can be modified by the customer.
When the Atmel ATA663431/ATA663454 is being soldered onto the PCB, it is mandatory to connect the heat slug with a
wide GND plate on the printed board to achieve a good heat sink.
The main power dissipation of the IC is created from the VCC regulator output current IVCC, which is needed for the
application. Figure 4-13 shows the safe operating area of the Atmel ATA663431/ATA663454 without considering any output
current of the high-side output HSOUT.
Figure 4-13. Power Dissipation: Safe Operating Area: Regulator’s Output Current IVCC versus Supply Voltage VVS at
Different Ambient Temperatures (Rthja = 45K/W assumed)
90
Tamb = 85°C
80
Tamb = 95°C
70
I_Vcc [mA]
4.5
Tamb = 105°C
60
50
Tamb = 115°C
40
Tamb = 125°C
30
20
10
0
5
6
7
8
9
10
11
12
13
14
15
16
17
18
VVS [V]
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
17
4.6
Watchdog
The watchdog anticipates a trigger signal from the microcontroller at the NTRIG (negative edge) input within a time window
of twd. The trigger signal must exceed a minimum time of ttrigmin > 200ns. If a trigger signal is not received, a reset signal is
generated at output NRES and the LH output transistor switches on. The timing basis of the watchdog is provided by the
internal oscillator. Its time period, tosc, is adjustable via the external resistor RWDOSC (34kΩ to 120kΩ). During silent or sleep
mode the watchdog is switched off to reduce current consumption. The minimum time for the first watchdog pulse is required
after the undervoltage reset at NRES disappears, it is defined as lead time td. After wake-up from sleep mode, the lead time
td starts with the rising edge at the NRES output. After a wake-up from silent mode, the lead time td starts with the falling
edge at the TXD pin.
The Limp Home output LH is a high voltage NMOS open drain structure which is signaling watchdog failures. It works
independently of the VCC voltage. So it is possible to switch on some external devices in the case of a watchdog failure
independent from the microcontroller and the VCC voltage. During power up or after a wake-up from sleep mode the LH
output is switched off. If a watchdog reset occurs, the LH output transistor switches on immediately, and it switches off only
after three correct consecutive watchdog trigger pulses have been occurred at the NTRIG pin.
As the watchdog is only working in normal and fail-safe mode, the state of the LH output transistor can change only in these
two modes. In silent mode the LH output remains in the same state as it was before switching into silent mode. When the
watchdog is disabled via a high level at the mode pin or during sleep or unpowered mode, the LH output is also disabled.
The behavior of the LH output when the watchdog is active during fail-safe and normal mode is depicted in Figure 4-14.
Figure 4-14. Limp Home (LH) State Diagram
3rd Trigger
LH OFF
State
LH Set Active
State
0
3
wd_reset
Power-up or wake-up
from sleep mode
wd_reset
State 0:
State 1:
State 2:
State 3:
LH output is switched OFF
LH output is switched ON
LH output is switched ON
LH output is switched ON
2nd Trigger
wd_reset
LH Set Active
State
1
1st Trigger
LH Set Active
State
2
In sleep mode and unpowered mode the watchdog and therefore the LH output are deactivated. In silent mode the LH output
remains in the same state as it was before switching into silent mode
18
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
4.6.1
Typical Timing Sequence with RWDOSC = 51kΩ
The trigger signal twd is adjustable between 20ms and 64ms using the external resistor RWDOSC.
For example, with an external resistor of RWDOSC = 51kΩ ±1%, the typical parameters of the watchdog are as follows:
tosc = (0.405 × RWDOSC – 0.0004 × (RWDOSC)2) × 2
(RWDOSC in kΩ ; tosc in µs)
tosc = 39.3μs due to 51kΩ
td = 3984 × 39.2μs = 154.8ms
t1 = 527 × 39.2μs = 20.6ms
t2 = 553 × 39.3μs = 21.6ms
tnres = constant = 4ms
After ramping up the battery voltage, the 5V regulator is switched on. The reset output NRES stays low for the time treset
(typically 4ms), then it switches to high and the watchdog waits for the trigger sequence from the microcontroller. During
power up or after a wake-up from sleep mode the LH output is switched off. If a watchdog reset occurs, the LH output
transistor switches on immediately, and it switches off only after three correct consecutive watchdog trigger pulses have
been occurred at the NTRIG pin. The lead time, td, follows the reset and is td = 155ms. In this time, the first watchdog pulse
from the microcontroller is required. If the trigger pulse NTRIG occurs during this time, the time t1 starts immediately. If no
trigger signal occurs during the time td, a watchdog reset with tNRES = 4ms will reset the microcontroller after td = 155ms and
the LH output transistor switches on. The times t1 and t2 have a fixed relationship. A trigger signal from the microcontroller is
anticipated within the time frame of t2 = 21.6ms. To avoid false triggering from glitches, the trigger pulse must be longer than
ttrigmin > 200ns. This slope serves to restart the watchdog sequence. If the triggering signal fails in this open window t2, the
NRES output is drawn to ground as well as the LH output. A trigger signal during the closed window t1 immediately switches
NRES and LH to low.
Figure 4-15. Timing Sequence with RWDOSC = 51kΩ
VCC
3.3V/5V
NRES
Undervoltage Reset
treset = 4ms
Watchdog Reset
tnres = 4ms
td = 155ms
t1 = 20.6ms
twd
t1
t2
t2 = 21ms
t1
t2
NTRIG
ttrig > 200ns
LH
LH Output Transistor OFF
LH Output
Transistor ON
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
19
4.6.2
Worst-Case Calculation with RWDOSC = 51kΩ
The internal oscillator has a tolerance of 20%. This means that t1 and t2 can also vary by 20%. The worst-case calculation for
the watchdog period twd is calculated as follows. The ideal watchdog time twd is between the maximum t1 and the minimum t1
plus the minimum t2.
t1,min = 0.8 × t1 = 16.5ms, t1,max = 1.2 × t1 = 24.8ms
t2,min = 0.8 × t2 = 17.3ms, t2,max = 1.2 × t2 = 26ms
twdmax = t1,min + t2,min = 16.5ms + 17.3ms = 33.8ms
twdmin = t1,max = 24.8ms
twd = 29.3ms ±4.5ms (±15%)
A microcontroller with an oscillator tolerance of ±15% is sufficient to supply the trigger inputs correctly.
Table 4-4.
Typical Watchdog Timings
RWDOSC
kΩ
Oscillator
Period
tosc/µs
Lead Time
td/ms
Closed
Window
t1/ms
Open Window
t2/ms
Trigger Period from
Microcontroller
twd/ms
Reset Time
tnres/ms
34
13.3 × 2
105
14.0
14.7
19.9
4
51
19.61 × 2
154.8
20.64
21.67
29.32
4
91
3.54 × 2
264.80
35.32
37.06
50.14
4
120
42.84 × 2
338.22
45.11
47.34
64.05
4
If the WDOSC pin has a short circuit to GND or the external resistor at the WDOSC pin is disconnected, the
watchdog runs with an internal oscillator and guarantees a reset and activation of the LH output.
20
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
5.
Absolute Maximum Ratings
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Parameters
Supply voltage VVS
- DC voltage
- Ta = 25°C, tPulse ≤ 500ms, IVCC ≤ 85mA
- Ta = 25°C, tPulse ≤ 2min, IVCC ≤ 85mA
Symbol
VVS
Min.
Typ.
Max.
–0.3
+40
+43.5
+28
Unit
V
Logic pin voltage levels (TXD, RXD, EN, HSin,
MODE, WDOSC, NRES, NTRIG)
VLOGIC
–0.3
+5.5
V
Logic pin output DC currents
ILOGIC
–5
+5
mA
VLIN
–27
+40
+43.5
V
V
VVCC
IVCC
–0.3
+5.5
+200
V
mA
ILOGIC
–5
–5
0.1
+5
mA
VLH
–0.3
VVS + 0.3
V
HSout
- DC voltage
- DC output current
- DC current injection levels
VHSout < 0V and VHSout > VVS
VHSout
IHSout
IHSout
–0.3
–50
–20
VVS + 0.3
+10
V
mA
mA
CL15 voltage levels
- DC voltage
VCL15
–0.3
+40
V
WKin voltage levels
- DC voltage
-Transient voltage according to ISO7637
(coupling 1nF), (with 2.7K serial resistor)
VWKin
–0.3
+40
–150
+100
LIN bus levels VLIN
- DC voltage
- Pulse time ≤ 500ms
VCC
- DC voltage
- DC input current
Logic level pins injection currents
- DC currents
- tPulse ≤ 2min
LH voltage levels
V
ESD according to IBEE LIN EMC
Test spec. 1.0 following IEC 61000-4-2
- Pin VS, WKin and LIN to GND
(CL15 and WKin with ext. circuitry according to
applications diagram)
±6
kV
ESD according to ISO10605, with 330pF/330Ω
- Pin HSout (100Ω series resistor, 22nF to
GND) to GND
±6
kV
±6
kV
±3
kV
CDM ESD STM 5.3.1
±750
V
ESD machine model
AEC-Q100-RevF(003)
±100
V
ESD (HBM following STM5.1 with 1.5kΩ/100pF)
- Pin VS, LIN, WKin, HSout, CL15 to GND
Component level ESD (HBM according to
ANSI/ESD STM5.1)
JESD22-A114
AEC-Q100 (002)
Junction temperature
Tj
–40
+150
°C
Storage temperature
Ts
–55
+150
°C
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
21
6.
Thermal Characteristics
Parameters
Symbol
Min.
Typ.
Max.
Unit
Thermal resistance junction to heat slug
Rthjc
8
K/W
Thermal resistance junction to ambient,
where heat slug is soldered to PCB
according to JEDEC
Rthja
45
K/W
Thermal shutdown of VVCC regulator
TVCCoff
150
165
180
°C
Thermal shutdown of LIN output
TLINoff
150
165
180
°C
Thermal shutdown of high-side driver
TDSoff
150
165
180
°C
Thermal shutdown hysteresis
7.
Thys
10
°C
Electrical Characteristics
5V < VVS < 28V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No. Parameters
1
Test Conditions
Pin
Symbol
Min.
Typ.
Max.
VS
VVS
5
13.5
28
V
A
Sleep mode
VLIN > VVS – 0.5V
VVS < 14V, T = 27°C
VS
IVSsleep
5
10
15
µA
B
Sleep mode
VLIN > VVS – 0.5V
VVS < 14V
VS
IVSsleep
3
11
18
µA
A
Sleep mode, VLIN = 0V
Bus shorted to GND
VVS < 14V
VS
IVSsleep_short
20
50
100
µA
A
Bus recessive
5.5V < VVS < 14V, HS-driver off
without load at VCC
T = 27°C
VS
IVSsilent
30
47
58
µA
B
Bus recessive
5.5V < VVS < 14V, HS-driver off
without load at VCC
VS
IVSsilent
30
50
64
µA
A
Bus recessive
VVS < 5.5V, VVCC > VVCC_th_uv
HS-driver off
without load at VCC
VS
IVSsilent
30
150
190
µA
A
Silent mode
5.5V < VVS < 14V, HS-driver off
without load at VCC
Bus shorted to GND
VS
IVSsilent_short
50
90
130
µA
A
Bus recessive
VVS < 14V, HS-driver off
without load at VCC, watchdog
on, 51kΩ at WDOSC
VS
IVSrec
300
400
500
µA
A
Bus recessive
VVS < 14V, HS-driver off
without load at VCC, watchdog
off (VMODE = VVCC)
VS
IVSrec
150
250
350
µA
A
VS pin
1.1 Nominal DC voltage range
1.2
1.3
1.4
Supply current in sleep
mode
Supply current in silent
mode
Supply current in normal
mode
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
22
Unit Type*
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
7.
Electrical Characteristics (Continued)
5V < VVS < 28V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No. Parameters
1.5
1.6
Supply current in normal
mode
Supply current in fail-safe
mode
VS undervoltage threshold
1.7 (switching from normal
mode to fail-safe mode)
Test Conditions
Pin
Symbol
Min.
Typ.
Max.
Bus dominant (internal LIN
pull-up resistor active)
VVS < 14V, HS-driver off
without load at VCC, watchdog
on, 51kΩ at WDOSC
VS
IVSdom
600
900
1150
µA
A
Bus dominant (internal LIN
pull-up resistor active)
VVS < 14V, HS-driver off
without load at VCC, watchdog
off (VMODE = VVCC)
VS
IVSdom
500
750
1000
µA
A
Bus recessive
5.5V < VVS < 14V, HS-driver off
without load at VCC, watchdog
on, 51kΩ at WDOSC
VS
IVSfail
100
200
300
µA
A
Bus recessive
5.5V < VVS < 14V, HS-driver off
without load at VCC, watchdog
off (VMODE = VVCC)
VS
IVSfail
40
70
100
µA
A
Bus recessive
2V < VVS < 5.5V, HS-driver off
without load at VCC
watchdog on, 51kΩ at
WDOSC
VS
IVSfail
150
280
320
µA
A
Bus recessive
2V < VVS < 5.5V, HS-driver off
without load at VCC
watchdog off (VMODE = VVCC)
VS
IVSfail
50
150
200
µA
A
Decreasing supply voltage
VS
VVS_th_N_F_dow
3.9
4.3
4.7
V
A
n
Increasing supply voltage
VS
VVS_th_F_N_up
4.1
4.6
4.9
V
A
VS
VVS_hys_F_N
0.1
0.25
0.4
V
A
Switch to unpowered mode
VS
VVS_th_U_down
1.9
2.05
2.3
V
A
Switch from unpowered mode
to fail-safe mode
VS
VVS_th_U_F_up
2.0
2.25
2.4
V
A
VS
VVS_hys_U
0.1
0.2
0.3
V
A
0.2
0.4
V
A
V
A
1.8 VS undervoltage hysteresis
VS operation threshold
1.9 (switching to unpowered
mode)
1.10 VS undervoltage hysteresis
2
Unit Type*
RXD output pin
2.1
Low-level output sink
capability
Normal mode,
VLIN = 0V, IRXD = 2mA
RXD
VRXDL
2.2
High-level output source
capability
Normal mode
VLIN = VS, IRXD = –2mA
RXD
VRXDH
VCC –
0.4V
3.1 Low-level voltage input
TXD
VTXDL
–0.3
+0.8
V
A
3.2 High-level voltage input
TXD
VTXDH
2
VCC +
0.3V
V
A
100
kΩ
A
+3
µA
A
3
VCC –
0.2V
TXD input/output pin
3.3 Pull-up resistor
VTXD = 0V
TXD
RTXD
40
3.4 High-level leakage current
VTXD = VCC
TXD
ITXD
–3
70
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
23
7.
Electrical Characteristics (Continued)
5V < VVS < 28V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No. Parameters
Test Conditions
Fail-safe mode
Low-level output sink
VLIN = VVS
3.5
current at wake-up request VWKin = 0V
VTXD = 0.4V
4
Pin
Symbol
Min.
Typ.
Max.
TXD
ITXD
2
2.5
8
mA
A
EN
VENL
–0.3
+0.8
V
A
VCC +
0.3V
V
A
200
kΩ
A
+3
µA
A
0.2
0.4
V
A
4
6
ms
A
EN input pin
4.1 Low-level voltage input
4.2 High-level voltage input
EN
VENH
2
4.3 Pull-down resistor
VEN = VVCC
EN
REN
50
4.4 Low-level input current
VEN = 0V
EN
IEN
–3
5
Unit Type*
125
NRES open drain output pin
5.1 Low-level output voltage
VVS ≥ 5.5V
INRES = 2mA
NRES
VNRESL
5.2 Undervoltage reset time
VVS ≥ 5.5V
CNRES = 20pF
NRES
tReset
2
VVS ≥ 5.5V
CNRES = 20pF
NRES
tres_f
0.5
10
µs
A
VNRES = 5.5V
NRES
INRES_L
–3
+3
µA
A
4V < VVS < 18V
(0mA to 50mA)
VCC
VVCCnor
3.234
3.366
V
A
4.5V < VVS < 18V
(0mA to 85mA)
VCC
VVCCnor
3.234
3.366
V
C
3V < VVS < 4V
VCC
VVCClow
VVS – VD
3.366
V
A
6.3 Regulator drop voltage
VVS > 3V, IVCC = –15mA
VCC
VD1
200
250
mV
A
6.4 Regulator drop voltage
VVS > 3V, IVCC = –50mA
VCC
VD2
300
500
mV
A
6.5 Line regulation maximum
4V < VVS < 18V
VCC
VCCline
0.1
0.2
%
A
6.6 Load regulation maximum
5mA < IVCC < 50mA
VCC
VCCload
0.1
0.5
%
A
6.7 Output current limitation
VVS > 4V
VCC
IVCClim
–180
–120
mA
A
6.8 Load capacity
MLC capacitor
VCC
Cload
1.8
2.2
µF
D
VCC undervoltage threshold Referred to VCC
(NRES ON)
VVS > 4V
VCC
VVCC_th_uv_dow
2.4
2.6
2.8
V
A
VCC undervoltage threshold Referred to VCC
(NRES OFF)
VVS > 4V
VCC
VVCC_th_uv_up
2.5
2.7
2.9
V
A
6.10
Hysteresis of VCC
undervoltage threshold
Referred to VCC
VVS > 4V
VCC
VVCC_hys_uv
100
200
300
mV
A
6.11
Ramp-up time VVS > 4V to
VCC = 3.3V
CVCC = 2.2µF
Iload = –5mA at VCC
VCC
tVCC
1
1.5
ms
A
5.3
Reset debounce time for
falling edge
5.4 Switch-off leakage current
6
VCC voltage regulator ATA663431
6.1 Output voltage VCC
6.2
6.9
Output voltage VVCC at low
VVS
n
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
24
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
7.
Electrical Characteristics (Continued)
5V < VVS < 28V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No. Parameters
Pin
Symbol
Min.
5.5V < VVS< 18V
(0mA to 50mA)
VCC
VVCCnor
4.9
5.1
V
A
6V < VVS < 18V
(0mA to 85mA)
VCC
VVCCnor
4.9
5.1
V
C
4V < VVS < 5.5V
VCC
VVCClow
VVS – VD
5.1
V
A
7.3 Regulator drop voltage
VVS > 4V, IVCC = –20mA
VCC
VD1
100
200
mV
A
7.4 Regulator drop voltage
VVS > 4V, IVCC = –50mA
VCC
VD2
300
500
mV
A
7.5 Regulator drop voltage
VVS > 3.3V, IVCC = –15mA
VCC
VD3
150
mV
A
7.6 Line regulation maximum
5.5V < VVS < 18V
VCC
VCCline
0.1
0.2
%
A
7.7 Load regulation maximum
5mA < IVCC < 50mA
VCC
VCCload
0.1
0.5
%
A
7.8 Output current limitation
VVS > 5.5V
VCC
IVCClim
–180
–120
mA
A
7.9 Load capacity
MLC capacitor
VCC
Cload
1.8
2.2
µF
D
VCC undervoltage threshold Referred to VCC
(NRES ON)
VVS > 4V
VCC
VVCC_th_uv_dow
4.2
4.4
4.6
V
A
VCC undervoltage threshold Referred to VCC
(NRES OFF)
VVS > 4V
VCC
VVCC_th_uv_up
4.3
4.6
4.8
V
A
7.11
Hysteresis of undervoltage
threshold
VCC
VVCC_hys_uv
100
200
300
mV
A
7.12
Ramp-up time VVS > 5.5V to CVCC = 2.2µF
VCC = 5V
Iload = –5mA at VCC
VCC
tVCC
1
1.5
ms
A
7
7.10
8
8.1
Typ.
Max.
Unit Type*
VCC voltage regulator ATA663454
7.1 Output voltage VCC
7.2
Test Conditions
Output voltage VCC at low
VVS
Referred to VCC
VVS > 5.5V
n
LIN bus driver: bus load conditions:
Load 1 (Small): 1nF, 1kΩ; Load 2 (Large): 10nF, 500Ω; CRXD = 20pF, Load 3 (Medium): 6.8nF, 660Ω characterized on samples
10.7 and 10.8 specifies the timing parameters for proper operation at 20kb/s and 10.9kb/s and 10.10kb/s at 10.4kb/s
Driver recessive output
voltage
Load1/Load2
LIN
VBUSrec
8.2 Driver-dominant voltage
VVS = 7V
Rload = 500Ω
LIN
8.3 Driver-dominant voltage
VVS = 18V
Rload = 500Ω
8.4 Driver-dominant voltage
0.9 × VVS
VVS
V
A
V_LoSUP
1.2
V
A
LIN
V_HiSUP
2
V
A
VVS = 7V
Rload = 1000Ω
LIN
V_LoSUP_1k
0.6
V
A
8.5 Driver-dominant voltage
VVS = 18V
Rload = 1000Ω
LIN
V_HiSUP_1k
0.8
V
A
8.6 Pull-up resistor to VVS
The serial diode is mandatory
LIN
RLIN
20
47
kΩ
A
Voltage drop at the serial
8.7
diodes
In pull-up path with Rslave
ISerDiode = 10mA
LIN
VSerDiode
0.4
1.0
V
D
LIN
IBUS_LIM
40
120
200
mA
A
LIN
IBUS_PAS_dom
–1
–0.35
mA
A
8.8
LIN current limitation
VBUS = VBat_max
Input leakage current
Input leakage current at the
Driver off
8.9 receiver including pull-up
VBUS = 0V
resistor as specified
VVS = 12V
30
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
25
7.
Electrical Characteristics (Continued)
5V < VVS < 28V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No. Parameters
Test Conditions
Pin
Symbol
Leakage current LIN
8.10
recessive
Driver off
8V < VVS < 18V
8V < VBUS < 18V
VBUS ≥ VBat
LIN
IBUS_PAS_rec
Leakage current when
control unit disconnected
GNDDevice = VVS
from ground.
8.11
VVS = 12V
Loss of local ground must
0V < VBUS < 18V
not affect communication in
the residual network
LIN
IBUS_NO_gnd
Leakage current at
disconnected battery. Node
VVS disconnected
has to sustain the current
8.12 that can flow under this
VSUP_Device = GND
condition. Bus must remain 0V < VBUS < 18V
operational under this
condition.
LIN
IBUS_NO_bat
LIN
CLIN
8.13
9
Capacitance on the LIN pin
to GND
Min.
–10
Typ.
Max.
Unit Type*
10
20
µA
A
+0.5
+10
µA
A
0.1
2
µA
A
20
pF
D
0.525 ×
VVS
V
A
LIN bus receiver
9.1 Center of receiver threshold
VBUS_CNT =
(Vth_dom + Vth_rec)/2
LIN
VBUS_CNT
0.475 ×
VVS
9.2 Receiver dominant state
VEN = 5V/3.3V
LIN
VBUSdom
–27
0.4 × VVS
V
A
9.3 Receiver recessive state
VEN = 5V/3.3V
LIN
VBUSrec
0.6 × VVS
40
V
A
9.4 Receiver input hysteresis
Vhys = Vth_rec – Vth_dom
LIN
VBUShys
0.028 ×
VVS
0.175 ×
VVS
V
A
LIN
VLINH
VVS – 2V
VVS +
0.3V
V
A
LIN
VLINL
–27
VVS –
3.3V
V
A
Dominant time for wake-up
VLIN = 0V
via LIN bus
LIN
tbus
50
100
150
µs
A
Time delay for mode change
10.2 from fail-safe mode to
VEN = 5V/3.3V
normal mode via the EN pin
EN
tnorm
5
15
20
µs
A
Time delay for mode change
10.3 from normal mode to Sleep VEN = 0V
Mode via the EN pin
EN
tsleep
5
15
20
µs
A
10.4 TXD-dominant time-out time VTXD = 0V
TXD
tdom
20
40
60
ms
A
EN
ts_n
5
15
40
µs
A
LIN
D1
0.396
9.5
Pre-wake detection LIN
High-level input voltage
9.6
Pre-wake detection LIN
Low-level input voltage
Activates the LIN receiver
0.5 ×
VVS
0.1 ×
VVS
10 Internal timers
10.1
Time delay for mode change
10.6 from silent mode to normal VEN = 5V/3.3V
mode via the EN pin
10.7 Duty cycle 1
THRec(max) = 0.744 × VVS
THDom(max) = 0.581 × VVS
VVS = 7.0V to 18V
tBit = 50µs
D1 = tbus_rec(min)/(2 × tBit)
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
26
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
A
7.
Electrical Characteristics (Continued)
5V < VVS < 28V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No. Parameters
Test Conditions
Pin
Symbol
10.8 Duty cycle 2
THRec(min) = 0.422 × VVS
THDom(min) = 0.284 × VVS
VVS = 7.6V to 18V
tBit = 50µs
D2 = tbus_rec(max)/(2 × tBit)
LIN
D2
10.9 Duty cycle 3
THRec(max) = 0.778 × VVS
THDom(max) = 0.616 × VVS
VVS = 7.0V to 18V
tBit = 96µs
D3 = tbus_rec(min)/(2 × tBit)
LIN
D3
10.10 Duty cycle 4
THRec(min) = 0.389 × VVS
THDom(min) = 0.251 × VVS
VVS = 7.6V to 18V
tBit = 96µs
D4 = tbus_rec(max)/(2 × tBit)
LIN
D4
Min.
Typ.
Max.
Unit Type*
0.581
A
0.417
A
0.590
A
10.11
Slope time falling and rising
VVS = 7.0V to 18V
edge at LIN
LIN
tSLOPE_fall
tSLOPE_rise
3.5
22.5
µs
A
10.12
TXD release time after
dominant time-out detection
TXD
tDTOrel
10
20
µs
B
VVS = 7.0V to 18V
trx_pd = max(trx_pdr , trx_pdf)
RXD
trx_pd
6
µs
A
VVS = 7.0V to 18V
trx_sym = trx_pdr – trx_pdf
RXD
trx_sym
–2
+2
µs
A
WKin
VWKinH
VVS – 1V
VVS +
0.3V
V
A
VVS –
3.3V
V
A
µA
A
+5
µA
A
11
11.1
Receiver electrical AC parameters of the LIN physical layer
LIN receiver, RXD load conditions: CRXD = 20pF
Propagation delay of
receiver
Symmetry of receiver
11.2 propagation delay rising
edge minus falling edge
12 WKin pin
12.1 High-level input voltage
12.2 Low-level input voltage
Initializes a wake-up signal
WKin
VWKinL
–1
12.3 WKin pull-up current
VVS < 28V, VWKin = 0V
WKin
IWKin
–30
12.4 High-level leakage current
VVS = 28V, VWKin = 28V
WKin
IWKinL
–5
WKin
tWKin
50
100
150
µs
A
WDOSC
VWDOSC
1.13
1.23
1.33
V
A
WDOSC
RWDOSC
34
120
kΩ
D
Debounce time of low pulse
12.5
VWKin = 0V
for wake-up via WKin pin
–10
13 Watchdog oscillator
13.1
Voltage at WDOSC in
normal or fail-safe mode
IWD_OSC = –200μA
VVS ≥ 4V
13.2 Possible values of resistor
Resistor ±1%
13.3 Oscillator period
RWDOSC = 34kΩ
tOSC
21.3
26.6
31.94
μs
A
13.6 Oscillator period
RWDOSC = 120kΩ
tOSC
68.4
85.6
102.8
μs
A
Watchdog lead time after
reset
td
3948
cycles
B
13.8 Watchdog closed window
t1
527
cycles
B
13.9 Watchdog open window
t2
553
cycles
B
ms
B
13.7
13.10 Watchdog reset time NRES
NRES
tnres
2
4
6
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
27
7.
Electrical Characteristics (Continued)
5V < VVS < 28V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No. Parameters
Test Conditions
Pin
Symbol
Min.
Typ.
Max.
Unit Type*
NTRIG
VNTRIG_L
–0.3
0.3VVCC
V
A
VVCC +
0.3
V
A
400
K
A
1
µA
A
ns
D
14 Watchdog trigger input Pin NTRIG
14.1 Low-level voltage input
14.2 High-level voltage input
NTRIG
VNTRIG_H
0.7VVCC
125
14.3 Pull-up resistor
VNTRIG = 0V
NTRIG
RNTRIG
250
14.4 Input leakage current
VNTRIG = VVCC
NTRIG
INTRIGleakH
14.5 Minimum trigger width
VNTRIG = VVCC
NTRIG
ttrig
200
MODE
VMODE_L
–0.3
0.3VVCC
V
A
V
A
15 MODE PIN
15.1 Low-level input voltage
15.2 High-level input voltage
MODE
VMODE_H
0.7VVCC
VVCC +
0.3
15.4 Leakage current
VMODE = 0V or VMODE = VVCC
MODE
IMODE
–3
+3
µA
A
15.5 MODE pin pull-up current
VMODE = 0.7VVCC
MODE
IMODE_PU
–75
–5
µA
A
15.6 MODE pin pull-down current VMODE = 0.3VVCC
MODE
IMODE_PD
5
75
µA
A
Tj = 125°C
LH
RDSon,LH
50
Ω
A
VLH < 40V
LH
Ileak,LH
2
µA
A
IHSout = –20mA
HSout
RDSon,HS
20
Ω
A
17.2 Leakage current
–0.2V < VHSout < VVS+ 0.2V
HSout
Ileak,HS
2
µA
A
17.5 Switch-off slope (fall time)
VVS = 16V
Rload = 560Ω
Cload = 1nF
transition from 80% down to
20% of VVS
HSout
tHSslope,fall
0.75
5
µs
A
17.6 Switch-on slope (rise time)
VVS = 16V
Rload = 560Ω
Cload = 1nF
transition from 20% to 80% of
VVS
HSout
tHSslope,rise
0.75
5
µs
A
17.7 Switch-on delay
VVS = 16V
Rload = 560Ω
Cload = 1nF
time from HSin=HIGH to
VHSout = 50% of VVS
HSout
tHSdel
3
20
µs
A
17.8 Switch-off delay
VVS = 16V
Rload = 560Ω
Cload = 1nF
time from HSin=LOW to
VHSout = 50% of VVS
HSout
tHSdel
3
20
µs
A
Short-circuit detection
threshold
HSout
VSCth_HS
VVS – 6V
VVS – 2V
V
A
17.10 Short-circuit deb. time
HSout
tHS_deb
2
10
µs
A
16 Limp Home open drain failure output pin LH
16.1
Output drain-to-source on
resistance
16.2 Leakage current
17 HSout pin
17.1
17.9
Output drain-to-source on
resistance
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
28
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
7.
Electrical Characteristics (Continued)
5V < VVS < 28V, –40°C < Tj < 150°C; unless otherwise specified all values refer to GND pins.
No. Parameters
Test Conditions
Pin
Symbol
Min.
Typ.
Max.
Unit Type*
HSin
VHSin_L
–0.3
0.3VVCC
V
A
VVCC +
0.3
V
A
150
kΩ
A
+1
µA
A
18 HSin pin
18.1 Low-level voltage input
18.2 High-level voltage input
HSin
VHSin_H
0.7VVCC
18.3 Pull-down resistor
VHSin = VVCC
HSin
RHSin
50
100
18.4 Low-level input current
VHSin = 0V
HSin
IHSin
–1
Maximum switching
18.5
frequency
Rload = 560Ω
HSin
fHSin,max
5
kHz
D
Positive edge initiates a local
wake-up
CL15
VCL15H
4
V
A
CL15
VCL15L
–1
+2
V
A
50
60
µA
A
100
150
µs
A
19 CL15 HV input pin
19.1 High Level input voltage
19.2 Low level input voltage
19.3 Pull-down current
VVS < 28V, VCL15 = 28V
CL15
ICL15
19.4 Internal debounce time
Without external capacitor
CL15
tdbCL15
50
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Figure 7-1. Definition of Bus Timing Characteristics
tBit
tBit
tBit
TXD
(Input to transmitting node)
tBus_dom(max)
tBus_rec(min)
Thresholds of
receiving node1
THRec(max)
VS
(Transceiver supply
of transmitting node)
THDom(max)
LIN Bus Signal
Thresholds of
receiving node2
THRec(min)
THDom(min)
tBus_dom(min)
tBus_rec(max)
RXD
(Output of receiving node1)
trx_pdf(1)
trx_pdr(1)
RXD
(Output of receiving node2)
trx_pdr(2)
trx_pdf(2)
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
29
8.
Application Circuits
Figure 8-1. Typical Application Circuit
VS
VBAT
C5
100nF
C4
2.2µF
10µF/50V
C1
R1
10kΩ
D2
RXD
VCC
1
16
VS
NRES
LIN
Atmel
ATA663431
ATA663454
R2
1kΩ
GND
R3
2.7kΩ
WKin (opt.)
R5
CL15
WDOSC
LH
R6
51kΩ
8
9
LIN
C3
220pF
WKin
MODE
R4
10kΩ
Master node
pull-up
C2
100nF
GND
DFN16
3 x 5.5
NTRIG
R8*
10kΩ
VCC
EN
TXD
Microcontroller
D1
C6
47nF
HSout
E
S1
10kΩ
CL15 (opt.)
VS
HSin
GND
* The MODE pin can be connected directly to GND,
if it is not needed to disable the Watchdog
Note:
9.
Heat slug must always be connected to GND.
Ordering Information
Extended Type Number
Package
Remarks
ATA663431-GDQW
DFN16
3.3V LIN system basis chip, Pb-free, 6k, taped and reeled
ATA663454-GDQW
DFN16
5V LIN system basis chip, Pb-free, 6k, taped and reeled
30
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
Package Information
Top View
D
16
technical drawings
according to DIN
specifications
E
PIN 1 ID
1
A
Side View
A3
A1
Dimensions in mm
Two Step Singulation process
Partially Plated Surface
Bottom View
8
E2
1
Z
COMMON DIMENSIONS
(Unit of Measure = mm)
16
9
e
D2
Z 10:1
L
10.
b
Symbol
MIN
NOM
MAX
A
0.8
0.85
0.9
A1
A3
0.0
0.16
0.035
0.21
0.05
0.26
D
5.4
5.5
5.6
D2
4.6
4.7
4.8
E
2.9
3
3.1
E2
1.5
1.6
1.7
L
0.35
0.4
0.45
b
e
0.25
0.3
0.65
0.35
NOTE
10/11/13
TITLE
Package Drawing Contact:
packagedrawings@atmel.com
Package: VDFN_5.5x3_16L
Exposed pad 4.7x1.6
GPC
DRAWING NO.
REV.
6.543-5168.01-4
1
ATA663431/ATA663454 [DATASHEET]
9232H–AUTO–09/14
31
XXXXXX
Atmel Corporation
1600 Technology Drive, San Jose, CA 95110 USA
T: (+1)(408) 441.0311
F: (+1)(408) 436.4200
|
www.atmel.com
© 2014 Atmel Corporation. / Rev.: Rev.: 9232H–AUTO–09/14
Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and
other countries. Other terms and product names may be trademarks of others.
DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right
is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE
ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS
INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT
SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES
FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS
BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this
document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information
contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended,
authorized, or warranted for use as components in applications intended to support or sustain life.
SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where
the failure of such products would reasonably be expected to result in significant personal injury or death (“Safety-Critical Applications”) without an Atmel officer's specific written
consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems.
Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are
not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.
工商网监
湘ICP备2023018690号
