Dual 3 MHz, 800 mA Buck Regulators in WLCSP
ADP5133
Data Sheet
FEATURES
The two bucks operate out of phase to reduce the input capacitor
requirement and noise.
Input voltage range: 2.3 V to 5.5 V
Two 800 mA buck regulators
Tiny, 16-ball, 2 mm × 2 mm WLCSP package
Regulator accuracy: ±1.8%
Factory programmable or external adjustable VOUTx
3 MHz buck operation with forced PWM and auto PWM/PSM
modes
BUCK1/BUCK2: output voltage range from 0.6 V to 3.8 V
The regulators in the ADP5133 are activated through dedicated
enable pins. The output voltages can be externally set through a
resistor feedback network.
Table 1. Related Devices
APPLICATIONS
Power for processors, ASICs, FPGAs, and RF chipsets
Portable instrumentation and medical devices
Space constrained devices
GENERAL DESCRIPTION
Channels
2 Bucks, 1 LDO
2 Bucks, 1 LDO
2 Bucks, 2 LDOs
ADP5037
ADP5033
2 Bucks, 2 LDOs
2 Bucks, 2 LDOs with
2 ENx pins
1 Buck, 2 LDOs
1 Buck, 2 LDOs with
supervisory, watchdog,
manual reset
2 Bucks with 2 ENx pins
2 Bucks, 2 LDOs with
precision enable and
power-good output
ADP5040
ADP5041
The ADP5133 combines two high performance buck regulators
in a tiny, 16-ball, 2 mm × 2 mm WLCSP to meet demanding
performance and board space requirements.
ADP5133
ADP5134
The high switching frequency of the buck regulators enables tiny
multilayer external components and minimizes the board space.
When the MODE pin is set high, the buck regulators operate in
forced PWM mode. When the MODE pin is set low and the
buck regulators operate in PWM mode, the load current is above
a predefined threshold. When the load current falls below a
predefined threshold, the regulators operate in power save
mode (PSM), improving the light load efficiency.
Maximum
Current
800 mA, 300 mA
1.2 A, 300 mA
1.2 A, 300 mA
Model
ADP5023
ADP5024
ADP5034
800 mA, 300 mA
800 mA, 300 mA
Package
LFCSP (CP-24-10)
LFCSP (CP-24-10)
LFCSP (CP-24-10),
TSSOP (RE-28-1)
LFCSP (CP-24-10)
WLCSP (CB-16-8)
1.2 A, 300 mA
1.2 A, 300 mA
LFCSP (CP-20-10)
LFCSP (CP-20-10)
800 mA
1.2 A, 300 mA
WLCSP (CB-16-8)
LFCSP (CP-24-7)
TYPICAL APPLICATION CIRCUIT
ADP5133
2.3V TO 5.5V
VOUT1
VIN1
C1
4.7µF
OFF
ON
SW1
BUCK1
EN1
FB1
PGND1
MODE
C3
10µF
R2
FPWM
VOUT1 @
800mA
AUTO
SW2
BUCK2
EN2
FB2
PGND2
AGND
L2 1µH
R3
R4
VOUT2 @
800mA
C4
10µF
11991-001
ON
OFF
R1
VOUT2
VIN2
C2
4.7µF
L1 1µH
Figure 1.
Rev. A
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2014–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADP5133
Data Sheet
TABLE OF CONTENTS
Features........................................................................................... 1
Theory of Operation.................................................................... 12
Applications ................................................................................... 1
Power Management Unit ........................................................ 12
General Description ...................................................................... 1
BUCK1 and BUCK2................................................................ 13
Typical Application Circuit........................................................... 1
Applications Information............................................................ 15
Revision History ............................................................................ 2
Buck External Component Selection ..................................... 15
Specifications ................................................................................. 3
Power Dissipation and Thermal Considerations ...................... 17
General Specifications............................................................... 3
Buck Regulator Power Dissipation......................................... 17
BUCK1 and BUCK2 Specifications.......................................... 4
Junction Temperature.............................................................. 18
Input and Output Capacitor, Recommended Specifications.. 4
PCB Layout Guidelines ............................................................... 19
Absolute Maximum Ratings ......................................................... 5
Typical Application Schematics.................................................. 20
Thermal Resistance ................................................................... 5
Outline Dimensions .................................................................... 21
ESD Caution............................................................................... 5
Ordering Guide........................................................................ 21
Pin Configuration and Function Descriptions............................ 6
Typical Performance Characteristics............................................ 7
REVISION HISTORY
4/2017—Rev. 0 to Rev. A
Changes to Features Section ..........................................................1
Changes to Table 3..........................................................................4
Added Figure 30; Renumbered Sequentially ..............................11
4/2014—Revision 0: Initial Version
Rev. A | Page 2 of 24
Data Sheet
ADP5133
SPECIFICATIONS
GENERAL SPECIFICATIONS
VIN1 = VIN2 = 2.3 V to 5.5 V, TJ = −40°C to +125°C for minimum/maximum specifications, and TA = 25°C for typical specifications, unless
otherwise noted.
Table 2.
Parameter
INPUT VOLTAGE RANGE
THERMAL SHUTDOWN
Threshold
Hysteresis
START-UP TIME 1
BUCK1
BUCK2
EN1, EN2, MODE INPUTS
Input Logic High
Input Logic Low
Input Leakage Current
STANDBY CURRENT
All Channels Enabled
All Channels Disabled
VIN1 UNDERVOLTAGE LOCKOUT
UVLO Input Voltage Rising
UVLO Input Voltage Falling
1
Symbol
VIN1 , VIN2
Test Conditions/Comments
TSSD
TSSD-HYS
TJ rising
Min
2.3
tSTART1
tSTART2
VIH
VIL
VI-LEAKAGE
ISTBY-NOSW
ISHUTDOWN
Typ
Max
5.5
150
20
°C
°C
250
300
µs
µs
1.1
No load, no buck switching
TJ = −40°C to +85°C
UVLOVIN1RISE
UVLOVIN1FALL
1.95
Start-up time is defined as the time from V INx > UVLOVIN1RISE to V OUTx reaching 90% of their nominal levels.
Rev. A | Page 3 of 24
Unit
V
0.05
0.4
1
V
V
µA
87
0.3
130
1
µA
µA
2.275
V
V
ADP5133
Data Sheet
BUCK1 AND BUCK2 SPECIFICATIONS
VIN1 = VIN2 = 2.3 V to 5.5 V; TJ = −40°C to +125°C for minimum/maximum specifications, and TA = 25°C for typical specifications, unless
otherwise noted. All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).
Table 3.
Parameter
INPUT CHARACTERISTICS
Input Voltage Range
OUTPUT CHARACTERISTICS
Output Voltage Limit
Output Voltage Accuracy
Line Regulation
Load Regulation
VOLTAGE FEEDBACK
PSM CURRENT THRESHOLD
PSM to PWM Operation
OPERATING SUPPLY CURRENT
BUCK1 Only
Symbol
Test Conditions/Comments
Min
VIN1 , VIN2
PWM mode, ILOAD1 = ILOAD2 = 0 mA to 800 mA
2.3
VOUT1 , VOUT2
VOUT1 , VOUT2
∆VOUT1 /VOUT1 , ∆VOUT2 /VOUT2
(∆VOUT1 /VOUT1 )/∆VIN1 ,
(∆VOUT2 /VOUT2 )/∆VIN2
(∆VOUT1 /VOUT1 )/∆IOUT1 ,
(∆VOUT2 /VOUT2 )/∆IOUT2
VFB1 , VFB2
IPSM
IIN
BUCK2 Only
BUCK1 and BUCK2
SWx CHARACTERISTICS
SWx On Resistance
RPFET
RNFET
Current Limit
ACTIVE PULL-DOWN
OSCILLATOR FREQUENCY
ILIMIT1 , ILIMIT2
RPDWN-B
f SW
Typ
0.62
0.6
−1.8
VIN < 4.1 V
PWM mode; ILOAD1 = ILOAD2 = 0 mA
PWM mode
ILOAD = 0 mA to 800 mA, PWM mode
0.491
MODE = ground
ILOAD1 = 0 mA, device not switching, all other
channels disabled
ILOAD2 = 0 mA, device not switching, all other
channels disabled
ILOAD1 = ILOAD2 = 0 mA, device not switching
PFET at VIN1 = 5 V
PFET at VIN1 = 3.6 V
NFET at VIN1 = 5 V
NFET at VIN1 = 3.6 V
PFET switch peak current limit
VIN1 = VIN2 = 3.6 V, channels disabled
Max
Unit
5.5
V
−0.05
V
V
%
%/V
−0.1
%/A
+1.8
0.5
0.509
V
100
mA
44
µA
75
µA
87
µA
2.5
145
180
110
125
1350
75
3.0
Typ
Max
Unit
40
40
1
µF
µF
Ω
1100
235
295
190
220
mΩ
mΩ
mΩ
mΩ
mA
Ω
MHz
3.5
INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS
TA = −40°C to +125°C, unless otherwise specified.
Table 4.
Parameter
NOMINAL INPUT AND OUTPUT CAPACITOR RATINGS
BUCK1, BUCK2 Input Capacitor Rating
BUCK1, BUCK2 Output Capacitor Rating
CAPACITOR ESR
Symbol
Min
CMIN1 , CMIN2
CMIN1 , CMIN2
CESR
4.7
10
0.001
Rev. A | Page 4 of 24
Data Sheet
ADP5133
ABSOLUTE MAXIMUM RATINGS
THERMAL RESISTANCE
Table 5.
Parameter
VIN1, VIN2 to AGND
VIN2 to VIN1
PGND1, PGND2 to AGND
VOUT1, VOUT2, FB1, FB2 EN1, EN2,
MODE to AGND
SW1 to PGND1
SW2 to PGND2
Storage Temperature Range
Operating Junction Temperature Range
Soldering Conditions
θJA and ΨJB are specified for the worst-case conditions, that is, a
device soldered in a circuit board for surface-mount packages.
Rating
−0.3 V to +6 V
−0.3 V to +0.3 V
−0.3 V to +0.3 V
−0.3 V to
(VIN1 + 0.3 V )
−0.3 V to
(VIN1 + 0.3 V )
−0.3 V to
(VIN2 + 0.3 V )
−65°C to +150°C
−40°C to +125°C
JEDEC J-STD-020
Table 6. Thermal Resistance
Package Type
16-Ball, 0.5 mm Pitch WLCSP
ESD CAUTION
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
For detailed information on power dissipation, see the Power
Dissipation and Thermal Considerations section.
Rev. A | Page 5 of 24
θJA
57
ΨJB
14
Unit
°C/W
ADP5133
Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
BALL A1
INDICATOR
1
2
FB1
3
4
AGND AGND
FB2
A
AGND MODE
EN1
EN2
B
VIN1
VOUT1 VOUT2 VIN2
C
PGND1 SW1
SW2
PGND2
TOP VIEW
(BALL SIDE DOWN)
Not to Scale
11991-002
D
Figure 2. Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
A1
Mnemonic
FB1
A2
A3
A4
AGND
AGND
FB2
B1
B2
AGND
MODE
B3
B4
C1
C2
C3
C4
D1
D2
D3
D4
EN1
EN2
VIN1
VOUT1
VOUT2
VIN2
PGND1
SW1
SW2
PGND2
Description
BUCK1 Feedback Input. For device models with an adjustable output voltage, connect this pin to the middle of
the BUCK1 resistor divider. For device models with a fixed output voltage, leave this pin unconnected.
Analog Ground.
Analog Ground.
BUCK2 Feedback Input. For device models with an adjustable output voltage, connect this pin to the middle of
the BUCK2 resistor divider. For device models with a fixed output voltage, leave this pin unconnected.
Analog Ground.
BUCK1/BUCK2 Operating Mode. If MODE is set high, the buck regulators operate in forced PWM mode. If MODE
is set low, the switching regulators operate in auto PWM/PSM mode.
BUCK1 Enable. Active High.
BUCK2 Enable. Active High.
BUCK1 Input Supply (2.3 V to 5.5 V) and UVLO Detection. Connect VIN1 to VIN2.
BUCK1 Output Voltage Sensing Input.
BUCK2 Output Voltage Sensing Input.
BUCK2 Input Supply (2.3 V to 5.5 V). Connect VIN2 to VIN1.
Dedicated Power Ground for BUCK1.
BUCK1 Switching Node.
BUCK2 Switching Node.
Dedicated Power Ground for BUCK2.
Rev. A | Page 6 of 24
Data Sheet
ADP5133
TYPICAL PERFORMANCE CHARACTERISTICS
VIN1 = VIN2 = 3.6 V, TA = 25°C, unless otherwise noted.
3.310
120
3.305
100
3.300
80
3.295
VOUT (V)
QUIESCENT CURRENT (µA)
140
60
–40°C
+25°C
3.290
3.285
40
+85°C
3.280
11991-003
0
2.3
2.8
3.3
3.8
4.3
4.8
5.3
3.275
3.270
5.8
0
0.1
0.2
0.3
INPUT VOLTAGE (V)
0.4
0.5
0.6
0.7
0.8
IOUT (A)
Figure 3. System Quiescent Current vs. Input Voltage, VOUT1 = 1.8 V,
VOUT2 = 1.8 V, All Channels Enabled
11991-225
20
Figure 6. BUCK1 Load Regulation Across Temperature, VIN = 4.2 V,
VOUT1 = 3.3 V, PWM Mode
1.812
T
1.810
SW
–40°C
4
1.808
VOUT (V)
IOUT
2
VOUT
1
EN
+25°C
1.806
1.804
1.802
+85°C
3
BW
BW
CH2 50.0mA
CH4 5.00V
BW
BW
M 40.0µs
A CH3
2.2V
T 11.20%
1.798
11991-249
CH1 2.00V
CH3 5.00V
0
0.1
0.2
0.4
IOUT (A)
0.5
0.6
0.7
0.8
Figure 7. BUCK2 Load Regulation Across Temperature,VIN = 3.6 V,
VOUT2 = 1.8 V, PWM Mode
Figure 4. Buck1 Startup, VOUT1 = 1.8 V, IOUT1 = 5 mA
0.808
T
0.807
SW
4
IOUT
+25°C
0.806
VOUT (V)
2
VOUT
–40°C
0.805
+85°C
0.804
EN
0.803
3
BW
BW
CH2 50.0mA
CH4 5.00V
BW
BW
M 40.0µs
A CH3
2.2V
T 11.20%
0.802
11991-248
CH1 2.00V
CH3 5.00V
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
IOUT (A)
Figure 5. BUCK2 Startup, VOUT2 = 3.3 V, IOUT2 = 10 mA
Figure 8. BUCK1 Load Regulation Across Temperature, VIN = 3.6 V,
VOUT1 = 0.8 V, PWM Mode
Rev. A | Page 7 of 24
11991-226
1
0.3
11991-224
1.800
ADP5133
Data Sheet
90
90
80
80
70
60
50
40
30
VIN = 3.9V
VIN = 4.2V
VIN = 5.5V
40
30
VIN = 2.4V
VIN = 3.6V
VIN = 4.5V
VIN = 5.5V
1000
0
0.001
90
80
80
BUCK1 EFFICIENCY (%)
100
90
70
60
50
40
30
VIN = 5.5V
0.01
0.1
LOAD CURRENT (A)
60
50
40
30
1
0
0.001
Figure 10. BUCK1 Efficiency vs. Load Current, Across Input Voltage,
VOUT1 = 3.3 V, PWM Mode
100
90
90
80
80
BUCK1 EFFICIENCY (%)
70
60
50
40
30
VIN = 2.3V
VIN = 3.6V
VIN = 4.2V
VIN = 5.5V
0
0.001
0.01
0.1
LOAD CURRENT (A)
60
50
40
30
VIN = 2.3V
VIN = 3.6V
VIN = 4.2V
VIN = 5.5V
10
1
1
70
20
0
0.001
11991-036
10
0.01
0.1
LOAD CURRENT (A)
Figure 13. BUCK1 Efficiency vs. Load Current, Across Input Voltage,
VOUT1 = 0.8 V, Auto PWM/PSM Mode
100
20
VIN = 2.3V
VIN = 3.6V
VIN = 4.2V
VIN = 5.5V
10
VIN = 4.2V
11991-039
0
0.001
70
20
VIN = 3.9V
10
1
Figure 12. BUCK2 Efficiency vs. Load Current, Across Input Voltage,
VOUT2 = 1.8 V, PWM Mode
100
20
0.01
0.1
LOAD CURRENT (A)
11991-034
10
100
LOAD CURRENT (A)
Figure 11. BUCK2 Efficiency vs. Load Current, Across Input Voltage,
VOUT2 = 1.8 V, Auto PWM/PSM Mode
Rev. A | Page 8 of 24
0.01
0.1
LOAD CURRENT (A)
1
11991-065
1
Figure 9. BUCK1 Efficiency vs. Load Current, Across Input Voltage,
VOUT1 = 3.3 V, Auto PWM/PSM Mode
BUCK1 EFFICIENCY (%)
50
10
11991-038
10
BUCK2 EFFICIENCY (%)
60
20
20
0
70
11991-035
BUCK2 EFFICIENCY (%)
100
BUCK1 EFFICIENCY (%)
100
Figure 14. BUCK1 Efficiency vs. Load Current, Across Input Voltage,
VOUT1 = 0.8 V, PWM Mode
Data Sheet
ADP5133
100
3.3
90
3.2
70
60
50
40
30
20
1
0.1
0.01
LOAD CURRENT (A)
2.9
2.8
2.7
2.5
11991-062
0
0.001
3.0
TA = +25°C
TA = –40°C
TA = +85°C
2.6
+25°C
+85°C
–40°C
10
3.1
0
0.2
0.4
0.8
1.0
1.2
Figure 18. BUCK2 Switching Frequency vs. Output Current, Across
Temperature, VOUT2 = 1.8 V, PWM Mode
Figure 15. BUCK1 Efficiency vs. Load Current, Across Temperature,
VIN1 = 3.9 V, VOUT1 = 3.3 V, Auto PWM/PSM Mode
100
T
VOUT
90
80
BUCK2 EFFICIENCY (%)
0.6
IOUT (A)
1
70
ISW
60
2
50
40
SW
30
20
+85°C
+25°C
–40°C
0.01
0.1
LOAD CURRENT (A)
4
1
CH1 50.0mV
Figure 16. BUCK2 Efficiency vs. Load Current, Across Temperature,
VOUT2 = 1.8 V, Auto PWM/PSM Mode
A CH2
240mA
T 28.40%
Figure 19. Typical Waveforms, VOUT1 = 3.3 V, I OUT1 = 30 mA,
Auto PWM/PSM Mode
100
T
90
VOUT
80
BUCK1 EFFICIENCY (%)
M 4.00µs
CH2 500mA
CH4 2.00V
11991-251
0
0.001
11991-063
10
1
70
60
ISW
2
50
40
SW
30
20
+85°C
+25°C
–40°C
0.01
0.1
LOAD CURRENT (A)
4
1
CH1 50.0mV
Figure 17. BUCK1 Efficiency vs. Load Current, Across Temperature,
VOUT1 = 0.8 V, Auto PWM/PSM Mode
BW
CH2 500mA
CH4 2.00V
BW
M 4.00µs A CH2
220mA
T 28.40%
Figure 20. Typical Waveforms, VOUT2 = 1.8 V, I OUT2 = 30 mA,
Auto PWM/PSM Mode
Rev. A | Page 9 of 24
11991-250
0
0.001
11991-200
10
11991-040
BUCK2 FREQUENCY (MHz)
BUCK1 EFFICIENCY (%)
80
ADP5133
Data Sheet
T
T
VOUT
1
VIN
ISW
VOUT
2
1
SW
SW
4
3
M 400ns
A CH2
220mA
T 28.40%
CH1 50.0mV
CH3 1.00V
11991-027
CH2 500mA
CH4 2.00V
CH1 50mV
Figure 21. Typical Waveforms, VOUT1 = 3.3 V, IOUT1 = 30 mA, PWM Mode
CH4 2.00V
M 1.00ms
A CH3
4.80V
T 30.40%
11991-013
4
Figure 24. BUCK2 Response to Line Transient, VIN = 4.5 V to 5.0 V,
VOUT2 = 1.8 V, PWM Mode
T
T
SW
VOUT
1
4
ISW
VOUT
2
1
SW
IOUT
M 400ns
A CH2
220mA
T 28.40%
11991-026
CH2 500mA
CH4 2.00V
CH1 50mV
CH1 50.0mV
Figure 22. Typical Waveforms, VOUT2 = 1.8 V, IOUT2 = 30 mA, PWM Mode
CH2 50.0mA
CH4 5.00V
M 20.0µs A CH2
T 60.000µs
356mA
11991-016
2
4
Figure 25. BUCK1 Response to Load Transient, IOUT1 from 1 mA to 50 mA,
VOUT1 = 3.3 V, Auto PWM/PSM Mode
T
T
SW
4
VIN
VOUT
VOUT
1
1
SW
IOUT
CH4 2.00V
M 1.00ms
T 30.40%
A CH3
4.80V
CH1 50.0mV
11991-012
CH1 50.0mV
CH3 1.00V
Figure 23. Buck1 Response to Line Transient, Input Voltage from 4.5 V to
5.0 V, VOUT1 = 3.3 V, PWM Mode
CH2 50.0mA
CH4 5.00V
M 20.0µs A CH2
T 22.20%
379mA
11991-015
2
3
Figure 26. BUCK2 Response to Load Transient, IOUT2 from 1 mA to 50 mA,
VOUT2 = 1.8 V, Auto PWM/PSM Mode
Rev. A | Page 10 of 24
Data Sheet
T
ADP5133
T
SW
VOUT2
2
4
SW1
VOUT
3
1
VOUT1
IOUT
1
SW2
2
CH2 200mA
CH4 5.00V
M 20.0µs A CH2
408mA
T 20.40%
CH1 5.00V
CH3 5.00V
11991-017
CH1 50.0mV
Figure 27. BUCK1 Response to Load Transient, IOUT1 from 20 mA to 180 mA,
VOUT1 = 3.3 V, Auto PWM/PSM Mode
CH2 5.00V
CH4 5.00V
M 400ns
A CH4
1.90V
T 50.00%
11991-066
4
Figure 29. VOUTx and SWx Waveforms for BUCK1 and BUCK2 in PWM Mode
Showing Out-of-Phase Operation
0.65
T
0.63
SW
0.61
MINIMUM VOUT (V)
4
VOUT
1
0.59
0.57
0.55
0.53
0.51
IOUT
0.49
2
0.47
M 20.0µs A CH2
T 19.20%
88.0mA
0.45
2.3
3.3
4.1
MAXIMUM VIN (V)
Figure 28. BUCK2 Response to Load Transient, IOUT2 from 20 mA to 180 mA,
VOUT2 = 1.8 V, Auto PWM/PSM Mode
5.5
11991-067
CH2 200mA
CH4 5.00V
11991-018
CH1 100mV
Figure 30. BUCK1 and BUCK2 Min VOUT vs. Max VIN Across a Temperature
Range of −40°C to + 125°C
Rev. A | Page 11 of 24
ADP5133
Data Sheet
THEORY OF OPERATION
VOUT1 FB1
ENBK1
GM ERROR
AMP
FB2 VOUT2
75Ω
75Ω
ENBK2
PWM
COMP
PWM
COMP
SOFT START
VIN1
VIN2
SOFT START
ILIMIT
ILIMIT
PSM
COMP
LOW
CURRENT
ADP5133
GM ERROR
AMP
PSM
COMP
PWM/
PSM
CONTROL
BUCK2
PWM/
PSM
CONTROL
BUCK1
LOW
CURRENT
SW2
SW1
DRIVER
AND
ANTISHOOT
THROUGH
OSCILLATOR
DRIVER
AND
ANTISHOOT
THROUGH
SYSTEM
UNDERVOLTAGE
LOCKOUT
OPMODE
SEL
MODE2
B
Y
A
THERMAL
SHUTDOWN
PGND1
PGND2
MODE
EN1
ENABLE
CONTROL
ENBK1
ENBK2
AGND
AGND
AGND
11991-303
EN2
Figure 31. Functional Block Diagram
POWER MANAGEMENT UNIT
Thermal Protection
The ADP5133 is a micropower management unit (micro PMU)
combing two step-down (buck) dc-to-dc converters. The high
switching frequency and tiny 16-ball WLCSP package allow a
small power management solution.
In the event that the junction temperature rises above 150°C,
the thermal shutdown circuit turns off all the regulators. Extreme
junction temperatures can be the result of high current operation, poor circuit board design, or high ambient temperature.
A 20°C hysteresis is included so that when thermal shutdown
occurs, the regulators do not return to operation until the on-chip
temperature drops below 130°C. When coming out of thermal
shutdown, all regulators restart with soft start control.
To combine these high performance regulators into the micro
PMU, there is a system controller allowing them to operate
together.
The buck regulators can operate in forced PWM mode if the
MODE pin is at a logic high level. In forced PWM mode, the
buck switching frequency is always constant and does not change
with the load current. If the MODE pin is at logic low, the
switching regulators operate in auto PWM/PSM mode. In this
mode, the regulators operate at a fixed PWM frequency when
the load current is above the power saving current threshold.
When the load current falls below the power save current
threshold, the regulators enter PSM where the switching occurs in
bursts. The burst repetition is a function of the current load and
the output capacitor value. This operating mode reduces the
switching and quiescent current losses.
The auto PWM/PSM mode transition is controlled independently
for each buck regulator. The two bucks operate synchronized to
each other.
Undervoltage Lockout
To protect against battery discharge, undervoltage lockout (UVLO)
circuitry is integrated in the system. If the input voltage on VIN1
drops below a typical 2.15 V UVLO threshold, all channels shut
down. In the buck channels, both the power switch and the
synchronous rectifier turn off. When the voltage on VIN1 rises
above the UVLO threshold, the device is enabled again.
Alternatively, the user can request a new device model with a
UVLO set at a higher level, suitable for 5 V supply applications.
For these models, the device reaches the turn-off threshold when
the input supply drops to 3.65 V typical. To order a device with
options other than the default options listed in the Ordering Guide
section, contact your local Analog Devices, Inc., sales or
distribution representative.
When a regulator is turned on, the output voltage ramp is
controlled through a soft start circuit to avoid a large inrush
current due to the charging of the output capacitors.
Rev. A | Page 12 of 24
Data Sheet
ADP5133
In case of a thermal or UVLO event, the active pull-down resistors
are enabled to discharge the output capacitors quickly. The pulldown resistors remain engaged until the thermal fault event is
no longer present or the input supply voltage falls below the power
on reset voltage (VPOR) voltage level. The typical value of VPOR is
approximately 1 V.
Enable/Shutdown
The ADP5133 has two enable pins (EN1 and EN2). EN1 and
EN2 are active high pins that enable BUCK1 and BUCK2,
respectively.
Figure 33 shows the regulator activation timings for the ADP5133
when both enables are connected to VINx. Figure 33 also shows
the active pull-down activation.
BUCK1 AND BUCK2
The two bucks use a fixed frequency and high speed current
mode architecture. The bucks operate with an input voltage of
2.3 V to 5.5 V.
The buck regulator output voltage is resistor programmable
from 0.8 V to 3.8 V, shown in Figure 32 for BUCK1. The ratio of
R1 and R2 multiplied by the feedback voltage determines the
voltage level at the output. If for example, R1 and R2 were
chosen to have equal resistance values, the output voltage is set
to 1.0 V. VFB1 is 0.5 V.
The bucks operate with a fixed frequency, current mode PWM
control architecture at medium to high loads for high efficiency
but shift to a PSM control scheme at light loads to lower the
regulation power losses. When operating in fixed frequency
PWM mode, the duty cycle of the integrated switches is adjusted
and regulates the output voltage. When operating in PSM at
light loads, the output voltage is controlled in a hysteretic
manner, with higher output voltage ripple. During part of this
time, the convertercan stop switching and enters an idle mode,
which improves conversion efficiency.
PWM Mode
In PWM mode, the bucks operate at a fixed frequency of 3 MHz
set by an internal oscillator. At the start of each oscillator cycle,
the PFET switch is turned on, which sends a positive voltage
across the inductor. Current in the inductor increases until the
current sense signal crosses the peak inductor current threshold
that turns off the PFET switch and turns on the NFET
synchronous rectifier. This sends a negative voltage across the
inductor, causing the inductor current to decrease. The
synchronous rectifier stays on for the rest of the cycle. The buck
regulates the output voltage by adjusting the peak inductor
current threshold.
VOUT1
L1 1µH
SW1
BUCK1
R1
FB1
R2
PGND1
( R1
R2
C3
10µF
(
VOUT1 = VFB1
VOUT1
11991-310
VIN1
Control Scheme
+1
Figure 32. BUCK1 External Output Voltage Setting
VUVLO
VIN1
VPOR
VOUT1
VOUT2
30µs (MIN)
30µs (MIN)
50µs (MIN)
50µs (MIN)
BUCK1
PULL-DOWN
11991-320
BUCK2
PULL-DOWN
Figure 33. Regulators Sequencing on the ADP5133 (ENx = VINx)
Rev. A | Page 13 of 24
ADP5133
Data Sheet
Auto PSM/PWM Operation
The bucks smoothly transition to PSM operation when the load
current decreases below the PSM current threshold. When either of
the bucks enters PSM, an offset is induced in the PWM regulation
level, which makes the output voltage rise. When the output
voltage reaches a level approximately 1.5% above the PWM
regulation level, PWM operation is turned off. At this point,
both power switches are off, and the buck enters an idle mode.
The output capacitor discharges until the output voltage falls to
the PWM regulation voltage, at which point the device drives
the inductor to make the output voltage rise again to the upper
threshold. This process repeats while the load current is below
the PSM current threshold.
The ADP5133 has a dedicated MODE pin controlling the PSM
and PWM operation. A high logic level applied to the MODE
pin forces both bucks to operate in PWM mode. A logic level
low sets the bucks to operate in auto PSM/PWM.
PSM Current Threshold
The PSM current threshold is set to 100 mA. The bucks employ a
scheme that enables this current to remain accurately controlled,
independent of input and output voltage levels. This scheme
also ensures that there is very little hysteresis between the PSM
current threshold for entry to and exit from the PSM. The PSM
current threshold is optimized for excellent efficiency over all
load currents.
Oscillator/Phasing of Inductor Switching
The ADP5133 ensures that both bucks operate at the same
switching frequency when both bucks are in PWM mode.
of a hard short at the output, the switching frequency is reduced
to half the internal oscillator frequency. The reduction in the
switching frequency allows more time for the inductor to
discharge, preventing a runaway of output current.
Soft Start
The bucks have an internal soft start function that ramps the output
voltage in a controlled manner upon startup, thereby limiting
the inrush current. This prevents possible input voltage drops
when a battery or a high impedance power source is connected
to the input of the converter.
Current Limit
Each buck has protection circuitry to limit the amount of positive
current flowing through the PFET switch and the amount of
negative current flowing through the synchronous rectifier. The
positive current limit on the power switch limits the amount of
current that can flow from the input to the output. The negative
current limit prevents the inductor current from reversing
direction and flowing out of the load.
100% Duty Operation
With a dropping input voltage or with an increase in load
current, the buck may reach a limit where, even with the PFET
switch on 100% of the time, the output voltage drops below the
desired output voltage. At this limit, the buck transitions to a mode
where the PFET switch stays on 100% of the time. When the
input conditions change again and the required duty cycle falls,
the buck immediately restarts PWM regulation without
allowing overshoot on the output voltage.
Active Pull-Downs
Additionally, the ADP5133 ensures that when both bucks are in
PWM mode, they operate out of phase, whereby the BUCK2 PFET
starts conducting exactly half a clock period after the BUCK1
PFET starts conducting.
Short-Circuit Protection
The bucks include frequency foldback to prevent output current
runaway on a hard short. When the voltage at the feedback pin
falls below half the target output voltage, indicating the possibility
All regulators have active pull-down resistors discharging the
respective output capacitors when the regulators are disabled by
the ENx pins or by a faulty condition. The pull-down resistors
are connected between VOUTx and AGND. Active pull-downs
are disabled when the regulators are turned on. The typical
value of the pull-down resistor is 75 Ω. Figure 33 shows the
activation timings for the active pull-down during regulator
activation and deactivation.
Rev. A | Page 14 of 24
Data Sheet
ADP5133
APPLICATIONS INFORMATION
BUCK EXTERNAL COMPONENT SELECTION
Output Capacitor
Trade-offs between performance parameters such as efficiency
and transient response can be made by varying the choice of
external components in the application circuit, as shown in
Figure 1.
Higher output capacitor values reduce the output voltage ripple
and improve load transient response. When choosing this value,
it is also important to account for the loss of capacitance due to
output voltage dc bias.
Feedback Resistors
For the adjustable model (see Figure 32), the total combined
resistance for R1 and R2 is not to exceed 400 kΩ.
Ceramic capacitors are manufactured with a variety of dielectrics,
each with a different behavior over temperature and applied
voltage. Capacitors must have a dielectric adequate to ensure
the minimum capacitance over the necessary temperature range
and dc bias conditions. X5R or X7R dielectrics with a voltage
rating of 6.3 V or 10 V are recommended for best performance.
Y5V and Z5U dielectrics are not recommended for use with any
dc-to-dc converter because of their poor temperature and dc
bias characteristics.
Inductor
The high switching frequency of the ADP5133 bucks allows for
the selection of small chip inductors. For best performance, use
inductor values between 0.7 µH and 3 µH. Suggested inductors
are shown in Table 8.
The peak-to-peak inductor current ripple is calculated using
the following equation:
VOUT × (VINx − VOUTx )
VIN × f SW × L
CEFF = COUT × (1 − TEMPCO) × (1 − TOL)
where:
f SW is the switching frequency.
L is the inductor value.
The minimum dc current rating of the inductor must be greater
than the inductor peak current. The inductor peak current is
calculated using the following equation:
I PEAK = I LOAD( MAX ) +
I RIPPLE
2
Inductor conduction losses are caused by the flow of current
through the inductor, which has an associated internal dc
resistance (DCR). Larger sized inductors have smaller DCR,
which may decrease inductor conduction losses. Inductor core
losses are related to the magnetic permeability of the core material.
Because the bucks are high switching frequency dc-to-dc
converters, shielded ferrite core material is recommended for
its low core losses and low EMI.
where:
CEFF is the effective capacitance at the operating voltage.
COUT is the output capacitance.
TEMPCO is the worst-case capacitor temperature coefficient.
TOL is the worst-case component tolerance.
In this example, the worst-case capacitor temperature coefficient
(TEMPCO) over −40°C to +85°C is assumed to be 15% for an
X5R dielectric. The tolerance of the capacitor (TOL) is assumed
to be 10%, and COUT is 9.2 µF at 1.8 V, as shown in Figure 34.
Substituting these values in the equation yields
CEFF = 9.2 µF × (1 − 0.15) × (1 − 0.1) ≈ 7.0 µF
To guarantee the performance of the bucks, it is imperative that
the effects of dc bias, temperature, and tolerances on the behavior
of the capacitors be evaluated for each application.
12
10
Vendor
Murata
Murata
Taiyo Yuden
Coilcraft
TDK
Coilcraft
Toko
Model
LQM2MPN1R0NG0B
LQM18FN1R0M00B
BRC1608T1R0M
EPL2014-102ML
GLFR1608T1R0M-LR
0603LS-102
MDT2520-CN
Dimensions
(mm)
2.0 × 1.6 × 0.9
1.6 × 0.8 × 0.8
1.6 × 0.8 × 0.8
2.0 × 2.0 × 1.4
1.6 × 0.8 × 0.8
1.8 × 1.69 × 1.1
2.5 × 2.0 × 1.2
ISAT
(mA)
1400
150
520
900
230
400
1350
DCR
(mΩ)
85
26
180
59
80
81
85
CAPACITANCE (µF)
Table 8. Suggested 1.0 µH Inductors
8
6
4
2
0
0
1
2
3
4
5
DC BIAS VOLTAGE (V)
Figure 34. Typical Capacitor Performance
Rev. A | Page 15 of 24
6
11991-004
I RIPPLE =
The worst-case capacitance accounting for capacitor variation
over temperature, component tolerance, and voltage is calculated
using the following equation:
ADP5133
Data Sheet
The peak-to-peak output voltage ripple for the selected output
capacitor and inductor values is calculated using the following
equation:
VRIPPLE =
VIN
I RIPPLE
≈
8 × f SW × COUT (2π × f SW )2 × L × COUT
Capacitors with lower equivalent series resistance (ESR) are
preferred to guarantee low output voltage ripple, as shown in
the following equation:
ESRCOUT ≤
VRIPPLE
I RIPPLE
The effective capacitance needed for stability, which includes
temperature and dc bias effects, is a minimum of 10 µF and a
maximum of 40 µF. A list of suggested output capacitors are
shown in Table 9.
The buck regulators require 10 µF output capacitors to guarantee
stability and response to rapid load variations and to transition
into and out of the PWM/PSM modes. In certain applications,
where one or both buck regulators power a processor, the
operating state is known because it is controlled by software.
In this condition, the processor can drive the MODE pin
according to the operating state; consequently, it is possible to
reduce the output capacitor from 10 µF to 4.7 µF because the
regulator does not expect a large load variation when working
in PSM mode (see Figure 33.).
Table 9. Suggested 10 µF Capacitors
Vendor
Murata
TDK
Panasonic
Type
X5R
X5R
X5R
Model
GRM188R60J106
C1608JB0J106K
ECJ1VB0J106M
Case Size
0603
0603
0603
Voltage
Rating (V)
6.3
6.3
6.3
Input Capacitor
Higher value input capacitors help to reduce the input voltage
ripple and improve transient response. Maximum input
capacitor current is calculated using the following equation:
I CIN ≥ I LOAD ( MAX )
VOUTx (VINx − VOUTx )
VINx
To minimize supply noise, place the input capacitor as close to
the VINx pin of the buck as possible. As with the output capacitor,
a low ESR capacitor is recommended.
The effective capacitance needed for stability, which includes
temperature and dc bias effects, is a minimum of 4.7 µF and a
maximum of 40 µF. A list of suggested input capacitors are
shown in Table 10.
Table 10. Suggested 4.7 µF Capacitors
Vendor
Type
Model
Murata
Taiyo Yuden
Panasonic
X5R
X5R
X5R
GRM188R60J475ME19D
JMK107BJ475
ECJ-0EB0J475M
Rev. A | Page 16 of 24
Case
Size
0402
0402
0402
Voltage
Rating (V)
6.3
6.3
6.3
Data Sheet
ADP5133
POWER DISSIPATION AND THERMAL CONSIDERATIONS
The ADP5133 is a highly efficient micropower management
unit (micro PMU), and, in most cases, the power dissipated in
the device is not a concern. However, if the device operates at
high ambient temperatures and maximum loading conditions,
the junction temperature can reach the maximum allowable
operating limit (125°C).
When the temperature exceeds 150°C, the ADP5133 turns off
all the regulators, allowing the device to cool down. When the
die temperature falls below 130°C, the ADP5133 resumes
normal operation.
This section provides guidelines to calculate the power dissipated in the device and ensure that the ADP5133 operates
below the maximum allowable junction temperature.
POUT
× 100%
PIN
The power loss of the buck regulator is approximated by
PLOSS = PDBUCK + PL
(3)
where:
PDBUCK is the power dissipation on one of the ADP5133 buck
regulators.
PL is the inductor power losses.
The inductor losses are external to the device, and they do not
have any effect on the die temperature.
The inductor losses are estimated (without core losses) by
PL ≈ IOUT1(RMS )2 × DCRL
The efficiency for each regulator on the ADP5133 is given by
η=
BUCK REGULATOR POWER DISSIPATION
(1)
where:
DCRL is the inductor series resistance.
IOUT1(RMS) is the rms load current of the buck regulator.
I OUT1 ( RMS ) = I OUT1 × 1 +
where:
η is the efficiency.
POUT is the output power.
PIN is the input power.
(4)
r
(5)
12
where r is the normalized inductor ripple current
r = VOUT1 × (1 − D)/(IOUT 1 × L × f SW)
Power loss is given by
PLOSS = PIN − POUT
(2a)
PLOSS = POUT (1− η)/η
(2b)
or
Power dissipation can be calculated in several ways. The most
intuitive and practical is to measure the power dissipated at the
input and all the outputs. Perform the measurements at the
worst-case conditions (voltages, currents, and temperature).
The difference between input and output power is dissipated in
the device and the inductor. Use Equation 4 to derive the power
lost in the inductor and, from this, use Equation 3 to calculate
the power dissipation in the ADP5133 buck converter.
A second method to estimate the power dissipation uses the
efficiency curves provided for the buck regulator. When the buck
efficiency is known, use Equation 2b to derive the total power
lost in the buck regulator and inductor, use Equation 4 to derive
the power lost in the inductor, and then calculate the power
dissipation in the buck converter using Equation 3. Add the
power dissipated in both bucks to find the total dissipated power.
Note that the buck efficiency curves are typical values and may
not be provided for all possible combinations of VIN, VOUT, and
ILOAD. To account for these variations, it is necessary to include a
safety margin when calculating the power dissipated in the buck.
(6)
where:
L is the inductance.
f SW is the switching frequency.
D is the duty cycle.
D = VOUT1/VIN1
(7)
The ADP5133 buck regulator power dissipation, PDBUCK, includes
the power switch conductive losses, the switch losses, and the
transition losses of each channel. There are other sources of
loss, but these are generally less significant at high output load
currents, where the thermal limit of the application is. Equation 8
captures the calculation that must be made to estimate the
power dissipation in the buck regulator.
PDBUCK = PCOND + PSW + PTRAN
(8)
The power switch conductive losses are due to the output current,
IOUT1, flowing through the P-MOSFET and the N-MOSFET
power switches that have internal resistance, RDSON-P and
RDSON-N. The amount of conductive power loss is found by
PCOND = [RDSON-P × D + RDSON-N × (1 − D)] × IOUT1(RM S)2
(9)
where RDSON-P is approximately 0.2 Ω, and RDSON-N is approximately 0.16 Ω at a 25°C junction temperature and VIN1 = VIN2 =
3.6 V. At VIN1 = VIN2 = 2.3 V, these values change to 0.31 Ω and
0.21 Ω, respectively, and at VIN1 = VIN2 = 5.5 V, the values are
0.16 Ω and 0.14 Ω, respectively.
A third way to estimate the power dissipation is analytical and
involves modeling the losses in the buck circuit provided by
Equation 8 to Equation 11.
Rev. A | Page 17 of 24
ADP5133
Data Sheet
Switching losses are associated with the current drawn by the
driver to turn on and turn off the power devices at the switching
frequency. The amount of switching power loss is given by
PSW = (CGATE-P + CGATE-N) × VIN1 2 × f SW
(10)
where:
CGATE-P is the P-MOSFET gate capacitance.
CGATE-N is the N-MOSFET gate capacitance.
The transition losses occur because the P-channel power
MOSFET cannot be turned on or off instantaneously, and the
SW node takes some time to slew from near ground to near
VOUT1 (and from VOUT1 to ground). The amount of transition
loss is calculated by
(11)
where tRISE and tFALL are the rise time and the fall time of the
switching node, SW. For the ADP5133, the rise and fall times of
SW are in the order of 5 ns.
If the preceding equations and parameters are used for estimating the converter efficiency,take note that the equations do not
describe all of the converter losses, and the parameter values
given are typical numbers. The converter performance also
depends on the choice of passive components and board layout;
therefore, a sufficient safety margin should be included in the
estimate.
Power dissipation due to the ground current is small, and it
can be ignored.
The total power dissipation in the ADP5133 simplifies to
PD = PDBUCK1 + PDBUCK 2
In cases where the board temperature TA is known, the thermal
resistance parameter, θJA, can be used to estimate the junction
temperature rise. TJ is calculated from TA and PD using the
formula
TJ = TA + (PD × θJA)
For the ADP5133, the total of (CGATE-P + CGATE-N) is approximately 150 pF.
PTRAN = VIN1 × IOUT1 × (tR ISE + tFALL) × f SW
JUNCTION TEMPERATURE
(12)
(13)
The typical θJA value for the 16-ball, 0.5 mm pitch WLCSP is
57°C/W (see Table 6). A very important factor to consider is
that θJA is based on a 4-layer 4 in × 3 in, 2.5 oz copper, as per
JEDEC standard, and real applications may use different sizes
and layers. It is important to maximize the copper used to remove
the heat from the device. Copper exposed to air dissipates heat
better than copper used in the inner layers.
If the case temperature can be measured, the junction temperature is calculated by
TJ = TC + (PD × ΨJB)
(14)
where TC is the case temperature and ΨJB is the junction-toboard thermal resistance provided in Table 6.
When designing an application for a particular ambient
temperature range, calculate the expected ADP5133 power
dissipation (PD) due to the losses of all channels by using the
Equation 8 to Equation 13. From this power calculation, the
junction temperature, TJ, can be estimated using Equation 14.
The reliable operation of the converter can be achieved only if the
estimated die junction temperature of the ADP5133 (Equation 14)
is less than 125°C. Reliability and mean time between failures
(MTBF) is highly affected by increasing the junction temperature.
Additional information about product reliability can be found in
the ADI Reliability Handbook, which can be found at
www.analog.com/reliability_handbook
Rev. A | Page 18 of 24
Data Sheet
ADP5133
PCB LAYOUT GUIDELINES
Poor layout can affect ADP5133 performance, causing electromagnetic interference (EMI) and electromagnetic compatibility
(EMC) problems, ground bounce, and voltage losses. Poor
layout can also affect regulation and stability. A good layout is
implemented using the following guidelines:
•
•
•
•
Place the inductor, input capacitor, and output capacitor
close to the IC using short tracks. These components carry
high switching frequencies, and large tracks act as antennas.
Route the output voltage path away from the inductor and
SW node to minimize noise and magnetic interference.
•
Rev. A | Page 19 of 24
Maximize the size of ground metal on the component side
to help with thermal dissipation.
Use a ground plane with several vias connecting to the
component side ground to further reduce noise interference on sensitive circuit nodes.
Connect VIN1 and VIN2 together close to the IC using
short tracks.
ADP5133
Data Sheet
TYPICAL APPLICATION SCHEMATICS
Figure 35 and Figure 36 show how the mode of operation of the ADP5133 can be controlled by a processor. The MODE pin can be driven
by one of the GPIO pins of the processor.
ADP5133
2.3V TO 5.5V
VIN1
C1
4.7µF
OFF
ON
PROCESSOR
VCORE
VOUT1
SW1
BUCK1
EN1
L1 1µH
VCORE
FB1
C3
10µF
PGND1
MODE
VOUT2
VIN2
ON
OFF
SW2
BUCK2
EN2
L2 1µH
VIO
FB2
C4
10µF
PGND2
11991-340
C2
4.7µF
GPIO
VIO
AGND
Figure 35. Typical Application, ADP5133 Fixed Output Voltages
ADP5133
VIN1
C1
4.7µF
OFF
ON
SW1
BUCK1
EN1
FB1
PGND1
L1 1µH
VCORE
R1
R2
C3
10µF
MODE
VOUT2
VIN2
C2
4.7µF
ON
OFF
GPIO
VIO
SW2
BUCK2
EN2
FB2
PGND2
L2 1µH
R3
R4
VIO
C4
10µF
AGND
Figure 36. Typical Application, ADP5133 Adjustable Output Voltages
Rev. A | Page 20 of 24
11991-350
2.3V TO 5.5V
PROCESSOR
VCORE
VOUT1
Data Sheet
ADP5133
OUTLINE DIMENSIONS
2.040
2.000 SQ
1.960
4
3
2
1
A
BALL A1
IDENTIFIER
B
1.50
REF
C
0.50
REF
TOP VIEW
(BALL SIDE DOWN)
SEATING
PLANE
SIDE VIEW
BOTTOM VIEW
(BALL SIDE UP)
0.390
0.360
0.330
COPLANARITY
0.04
0.360
0.320
0.280
0.270
0.240
0.210
10-19-2012-B
0.660
0.600
0.540
D
Figure 37. 16-Ball Wafer Level Chip Scale Package [WLCSP]
Back-Coating Included
(CB-16-8)
Dimensions shown in millimeters
ORDERING GUIDE
Model1
ADP5133ACBZ-R7
ADP5133CB-EVALZ
Temperature Range
−40°C to +125°C
Output
Voltage2 (V)
Adjustable
UVLO3
LOW
Active Pull-Down4
Enabled on all channels
PackageDescription
16-Ball WLCSP
Evaluation board
1
Z = RoHS Compliant Part.
2
For additional options, contact a local sales or distribution representative. Additional options available include the following:
3
BUCK1 and BUCK2: 3.3 V, 3.0 V, 2.8 V, 2.5 V, 2.3 V, 2.0 V, 1.8 V, 1.6 V, 1.5 V, 1.4 V, 1.3 V, 1.2 V, 1.1 V, 1.0 V, 0.9 V, or adjustable.
UVLO : LOW or HIGH.
BUCK1 and BUCK2: Active pull-down resistor is programmable to be either enabled or disabled.
4
Rev. A | Page 21 of 24
PackageOption
CB-16-8
ADP5133
Data Sheet
NOTES
Rev. A | Page 22 of 24
Data Sheet
ADP5133
NOTES
Rev. A | Page 23 of 24
ADP5133
Data Sheet
NOTES
©2014–2017 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D11991-0-4/17(A)
Rev. A | Page 24 of 24
工商网监
湘ICP备2023018690号
