ADSP-2186LBCA-160

a FEATURES PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby Power Dissipation with 400 Cycle Recovery from Power-Down Condition Low Power Dissipation in Idle Mode INTEGRATION ADSP-2100 Family Code Compatible, with Instruction Set Extensions 40K Bytes of On-Chip RAM, Configured as 8K Words On-Chip Program Memory RAM and 8K Words On-Chip Data Memory RAM Dual Purpose Program Memory for Both Instruction and Data Storage Independent ALU, Multiplier/Accumulator and Barrel Shifter Computational Units Two Independent Data Address Generators Powerful Program Sequencer Provides Zero Overhead Looping Conditional Instruction Execution Programmable 16-Bit Interval Timer with Prescaler 100-Lead LQFP 144-Ball Mini-BGA SYSTEM INTERFACE 16-Bit Internal DMA Port for High Speed Access to On-Chip Memory (Mode Selectable) 4 MByte Byte Memory Interface for Storage of Data Tables and Program Overlays 8-Bit DMA to Byte Memory for Transparent Program and Data Memory Transfers (Mode Selectable) I/O Memory Interface with 2048 Locations Supports Parallel Peripherals (Mode Selectable) Programmable Memory Strobe and Separate I/O Memory Space Permits “Glueless” System Design (Mode Selectable) Programmable Wait State Generation Two Double-Buffered Serial Ports with Companding Hardware and Automatic Data Buffering Automatic Booting of On-Chip Program Memory from Byte-Wide External Memory, e.g., EPROM, or Through Internal DMA Port Six External Interrupts ICE-Port is a trademark of Analog Devices, Inc. All other trademarks are the property of their respective holders. DATA ADDRESS GENERATORS DAG 1 DAG 2 PROGRAM SEQUENCER DSP Microcomputer ADSP-2186L FUNCTIONAL BLOCK DIAGRAM POWER-DOWN CONTROL MEMORY 8K 24 8K 16 PROGRAM DATA MEMORY MEMORY PROGRAMMABLE I/O AND FLAGS FULL MEMORY MODE EXTERNAL ADDRESS BUS EXTERNAL DATA BUS BYTE DMA CONTROLLER PROGRAM MEMORY ADDRESS DATA MEMORY ADDRESS PROGRAM MEMORY DATA OR DATA MEMORY DATA EXTERNAL DATA BUS ARITHMETIC UNITS ALU MAC SHIFTER SERIAL PORTS SPORT 0 SPORT 1 TIMER INTERNAL DMA PORT HOST MODE ADSP-2100 BASE ARCHITECTURE 13 Programmable Flag Pins Provide Flexible System Signaling UART Emulation through Software SPORT Reconfiguration ICE-Port™ Emulator Interface Supports Debugging in Final Systems GENERAL NOTE This data sheet represents production grade specifications for the ADSP-2186L (3.3 V) processor. GENERAL DESCRIPTION The ADSP-2186L is a single-chip microcomputer optimized for digital signal processing (DSP) and other high speed numeric processing applications. The ADSP-2186L combines the ADSP-2100 family base architecture (three computational units, data address generators and a program sequencer) with two serial ports, a 16-bit internal DMA port, a byte DMA port, a programmable timer, Flag I/O, extensive interrupt capabilities and on-chip program and data memory. The ADSP-2186L integrates 40K bytes of on-chip memory configured as 8K words (24-bit) of program RAM and 8K words (16-bit) of data RAM. Power-down circuitry is also provided to meet the low power needs of battery operated portable equipment. The ADSP-2186L is available in a 100-lead LQFP and 144-ball mini-BGA packages. In addition, the ADSP-2186L supports new instructions, which include bit manipulations—bit set, bit clear, bit toggle, bit test— new ALU constants, new multiplication instruction (x squared), biased rounding, result free ALU operations, I/O memory transfers and global interrupt masking for increased flexibility. R EV. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2000 ADSP-2186L Fabricated in a high speed, double metal, low power, CMOS process, the ADSP-2186L operates with a 25 ns instruction cycle time. Every instruction can execute in a single processor cycle. The ADSP-21xx family DSPs contain a shadow bank register that is useful for single cycle context switching of the processor. The ADSP-2186L’s flexible architecture and comprehensive instruction set allow the processor to perform multiple operations in parallel. In one processor cycle the ADSP-2186L can: • Generate the next program address • Fetch the next instruction • Perform one or two data moves • Update one or two data address pointers • Perform a computational operation This takes place while the processor continues to: • Receive and transmit data through the two serial ports • Receive and/or transmit data through the internal DMA port • Receive and/or transmit data through the byte DMA port • Decrement timer Development System The EZ-ICE performs a full range of functions, including: • In-target operation • Up to 20 breakpoints • Single-step or full-speed operation • Registers and memory values can be examined and altered • PC upload and download functions • Instruction-level emulation of program booting and execution • Complete assembly and disassembly of instructions • C source-level debugging See Designing An EZ-ICE-Compatible Target System in the ADSP-2100 Family EZ-Tools Manual (ADSP-2181 sections), as well as the Target Board Connector for EZ-ICE Probe section of this data sheet, for the exact specifications of the EZ-ICE target board connector. Additional Information The ADSP-2100 Family Development Software, a complete set of tools for software and hardware system development, supports the ADSP-2186L. The System Builder provides a high level method for defining the architecture of systems under development. The Assembler has an algebraic syntax that is easy to program and debug. The Linker combines object files into an executable file. The Simulator provides an interactive instructionlevel simulation with a reconfigurable user interface to display different portions of the hardware environment. A PROM Splitter generates PROM programmer compatible files. The C Compiler, based on the Free Software Foundation’s GNU C Compiler, generates ADSP-2186L assembly source code. The source code debugger allows programs to be corrected in the C environment. The Runtime Library includes over 100 ANSI-standard mathematical and DSP-specific functions. The EZ-KIT Lite is a hardware/software kit offering a complete development environment for the entire ADSP-21xx family: an ADSP-218x based evaluation board with PC monitor software plus Assembler, Linker, Simulator and PROM Splitter software. The ADSP-21xx EZ-KIT Lite is a low cost, easy to use hardware platform on which you can quickly get started with your DSP software design. The EZ-KIT Lite includes the following features: • 33 MHz ADSP-2181 • Full 16-bit Stereo Audio I/O with AD1847 SoundPort® Codec • RS-232 Interface to PC with Windows® 3.1 Control Software • EZ-ICE® Connector for Emulator Control • DSP Demo Programs • Code compatible with all 218x products The ADSP-218x EZ-ICE Emulator aids in the hardware debugging of an ADSP-2186L system. The emulator consists of hardware, host computer resident software, and the target board connector. The ADSP-2186L integrates on-chip emulation support with a 14-pin ICE-Port interface. This interface provides a simpler target board connection that requires fewer mechanical clearance considerations than other ADSP-2100 Family EZ-ICEs. The ADSP-2186L device need not be removed from the target system when using the EZ-ICE, nor are any adapters needed. Due to the small footprint of the EZ-ICE connector, emulation can be supported in final board designs. SoundPort and EZ-ICE are registered trademarks of Analog Devices, Inc. This data sheet provides a general overview of ADSP-2186L functionality. For additional information on the architecture and instruction set of the processor, refer to the ADSP-2100 Family User’s Manual, Third Edition. For more information about the development tools, refer to the ADSP-2100 Family Development Tools Data Sheet. ARCHITECTURE OVERVIEW The ADSP-2186L instruction set provides flexible data moves and multifunction (one or two data moves with a computation) instructions. Every instruction can be executed in a single processor cycle. The ADSP-2186L assembly language uses an algebraic syntax for ease of coding and readability. A comprehensive set of development tools supports program development. POWER-DOWN CONTROL DATA ADDRESS GENERATORS DAG 1 DAG 2 MEMORY 8K 24 8K 16 PROGRAM DATA MEMORY MEMORY PROGRAMMABLE I/O AND FLAGS FULL MEMORY MODE EXTERNAL ADDRESS BUS EXTERNAL DATA BUS BYTE DMA CONTROLLER PROGRAM SEQUENCER PROGRAM MEMORY ADDRESS DATA MEMORY ADDRESS PROGRAM MEMORY DATA OR DATA MEMORY DATA EXTERNAL DATA BUS ARITHMETIC UNITS ALU MAC SHIFTER SERIAL PORTS SPORT 0 SPORT 1 TIMER INTERNAL DMA PORT HOST MODE ADSP-2100 BASE ARCHITECTURE Figure 1. Block Diagram Figure 1 is an overall block diagram of the ADSP-2186L. The processor contains three independent computational units: the ALU, the multiplier/accumulator (MAC) and the shifter. The computational units process 16-bit data directly and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The MAC performs single-cycle multiply, multiply/add and multiply/subtract operations with 40 bits of accumulation. The shifter performs logical and arithmetic shifts, normalization, denormalization and derive exponent operations. The shifter can be used to efficiently implement numeric format control including multiword and block floating-point representations. –2– REV. A ADSP-2186L The internal result (R) bus connects the computational units so the output of any unit may be the input of any unit on the next cycle. A powerful program sequencer and two dedicated data address generators ensure efficient delivery of operands to these computational units. The sequencer supports conditional jumps, subroutine calls and returns in a single cycle. With internal loop counters and loop stacks, the ADSP-2186L executes looped code with zero overhead; no explicit jump instructions are required to maintain loops. Two data address generators (DAGs) provide addresses for simultaneous dual operand fetches from data memory and program memory. Each DAG maintains and updates four address pointers. Whenever the pointer is used to access data (indirect addressing), it is post-modified by the value of one of four possible modify registers. A length value may be associated with each pointer to implement automatic modulo addressing for circular buffers. Efficient data transfer is achieved with the use of five internal buses: • Program Memory Address (PMA) Bus • Program Memory Data (PMD) Bus • Data Memory Address (DMA) Bus • Data Memory Data (DMD) Bus • Result (R) Bus The two address buses (PMA and DMA) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PMD and DMD) share a single external data bus. Byte memory space and I/O memory space also share the external buses. Program memory can store both instructions and data, permitting the ADSP-2186L to fetch two operands in a single cycle, one from program memory and one from data memory. The ADSP-2186L can fetch an operand from program memory and the next instruction in the same cycle. When configured in host mode, the ADSP-2186L has a 16-bit Internal DMA port (IDMA port) for connection to external systems. The IDMA port is made up of 16 data/address pins and five control pins. The IDMA port provides transparent, direct access to the DSPs on-chip program and data RAM. An interface to low cost byte-wide memory is provided by the Byte DMA port (BDMA port). The BDMA port is bidirectional and can directly address up to four megabytes of external RAM or ROM for off-chip storage of program overlays or data tables. The byte memory and I/O memory space interface supports slow memories and I/O memory-mapped peripherals with programmable wait state generation. External devices can gain control of external buses with bus request/grant signals (BR, BGH and BG). One execution mode (Go Mode) allows the ADSP-2186L to continue running from on-chip memory. Normal execution mode requires the processor to halt while buses are granted. variety of framed or frameless data transmit and receive modes of operation. Each port can generate an internal programmable serial clock or accept an external serial clock. The ADSP-2186L provides up to 13 general-purpose flag pins. The data input and output pins on SPORT1 can be alternatively configured as an input flag and an output flag. In addition, eight flags are programmable as inputs or outputs, and three flags are always outputs. A programmable interval timer generates periodic interrupts. A 16-bit count register (TCOUNT) decrements every n processor cycles, where n is a scaling value stored in an 8-bit register (TSCALE). When the value of the count register reaches zero, an interrupt is generated and the count register is reloaded from a 16-bit period register (TPERIOD). Serial Ports The ADSP-2186L incorporates two complete synchronous serial ports (SPORT0 and SPORT1) for serial communications and multiprocessor communication. Here is a brief list of the capabilities of the ADSP-2186L SPORTs. For additional information on Serial Ports, refer to the ADSP2100 Family User’s Manual, Third Edition. • SPORTs are bidirectional and have a separate, double-buffered transmit and receive section. • SPORTs can use an external serial clock or generate their own serial clock internally. • SPORTs have independent framing for the receive and transmit sections. Sections run in a frameless mode or with frame synchronization signals internally or externally generated. Frame sync signals are active high or inverted, with either of two pulsewidths and timings. • SPORTs support serial data word lengths from 3 to 16 bits and provide optional A-law and µ-law companding according to CCITT recommendation G.711. • SPORT receive and transmit sections can generate unique interrupts on completing a data word transfer. • SPORTs can receive and transmit an entire circular buffer of data with only one overhead cycle per data word. An interrupt is generated after a data buffer transfer. • SPORT0 has a multichannel interface to selectively receive and transmit a 24- or 32-word, time-division multiplexed, serial bitstream. • SPORT1 can be configured to have two external interrupts (IRQ0 and IRQ1) and the Flag In and Flag Out signals. The internally generated serial clock may still be used in this configuration. PIN DESCRIPTIONS The ADSP-2186L is available in a 100-lead LQFP and a 144-ball Mini-BGA package. In order to maintain maximum functionality and reduce package size and pin count, some serial port, programmable flag, interrupt and external bus pins have dual, The ADSP-2186L can respond to 11 interrupts. There are up to multiplexed functionality. The external bus pins are configsix external interrupts (one edge-sensitive, two level-sensitive and ured during RESET only, while serial port pins are software three configurable) and seven internal interrupts generated by configurable during program execution. Flag and interrupt the timer, the serial ports (SPORTs), the Byte DMA port and functionality is retained concurrently on multiplexed pins. In the power-down circuitry. There is also a master RESET intercases where pin functionality is reconfigurable, the default rupt. The two serial ports provide a complete synchronous serial state is shown in plain text; alternate functionality is shown in interface with optional companding in hardware and a wide italics. REV. A –3– ADSP-2186L Common-Mode Pins Memory Interface Pins Pin Name(s) RESET BR BG BGH DMS PMS IOMS BMS CMS RD WR IRQ2/ PF7 IRQL0/ PF5 IRQL1/ PF6 IRQE/ PF4 PF3 Mode C/ PF2 Mode B/ PF1 Mode A/ PF0 CLKIN, XTAL CLKOUT SPORT0 SPORT1 IRQ1:0 FI, FO PWD PWDACK FL0, FL1, FL2 VDD and GND EZ-Port # Input/ of OutPins put Function 1 1 1 1 1 1 1 1 1 1 1 1 I I O O O O O O O O O I I/O I I/O I I/O I I/O I/O I I/O 1 I I/O 1 I I/O 2 1 5 5 I O I/O I/O Processor Reset Input Bus Request Input Bus Grant Output Bus Grant Hung Output Data Memory Select Output Program Memory Select Output Memory Select Output Byte Memory Select Output Combined Memory Select Output Memory Read Enable Output Memory Write Enable Output Edge- or Level-Sensitive Interrupt Request1 Programmable I/O Pin Level-Sensitive Interrupt Requests1 Programmable I/O Pin Level-Sensitive Interrupt Requests1 Programmable I/O Pin Edge-Sensitive Interrupt Requests1 Programmable I/O Pin Programmable I/O Pin Mode Select Input—Checked only During RESET Programmable I/O Pin During Normal Operation Mode Select Input—Checked only During RESET Programmable I/O Pin During Normal Operation Mode Select Input—Checked only During RESET Programmable I/O Pin During Normal Operation Clock or Quartz Crystal Input Processor Clock Output Serial Port I/O Pins Serial Port I/O Pins Edge- or Level-Sensitive Interrupts, Flag In, Flag Out2 Power-Down Control Input Power-Down Control Output Output Flags Power and Ground For Emulation Use3 The ADSP-2186L processor can be used in one of two modes: Full Memory Mode, which allows BDMA operation with full external overlay memory and I/O capability, or Host Mode, which allows IDMA operation with limited external addressing capabilities. The operating mode is determined by the state of the Mode C pin during reset and cannot be changed while the processor is running. (See Table VI for complete mode operation descriptions.) Full Memory Mode Pins (Mode C = 0) Pin Name A13:0 D23:0 # of Pins 14 24 Input/ Output O I/O Function Address Output Pins for Program, Data, Byte and I/O Spaces Data I/O Pins for Program, Data, Byte and I/O Spaces (8 MSBs Are Also Used as Byte Memory Addresses) 1 1 1 1 1 Host Mode Pins (Mode C = 1) Pin Name IAD15:0 A0 D23:8 IWR IRD IAL IS IACK # of Pins 16 1 16 1 1 1 1 1 Input/ Output I/O O I/O I I I I O Function IDMA Port Address/Data Bus Address Pin for External I/O, Program, Data or Byte Access Data I/O Pins for Program, Data Byte and I/O Spaces IDMA Write Enable IDMA Read Enable IDMA Address Latch Pin IDMA Select IDMA Port Acknowledge In Host Mode, external peripheral addresses can be decoded using the A0, CMS, PMS, DMS and IOMS signals. Setting Memory Mode Memory Mode selection for the ADSP-2186L is made during chip reset through the use of the Mode C pin. This pin is multiplexed with the DSP’s PF2 pin, so care must be taken in how the mode selection is made. The two methods for selecting the value of Mode C are passive and active. Passive configuration involves the use a pull-up or pull-down resistor connected to the Mode C pin. To minimize power consumption, or if the PF2 pin is to be used as an output in the DSP application, a weak pull-up or pull-down, on the order of 100 kΩ, can be used. This value should be sufficient to pull the pin to the desired level and still allow the pin to operate as a programmable flag output without undue strain on the processor’s output driver. For minimum power consumption during power-down, reconfigure PF2 to be an input, as the pull-up or pull-down will hold the pin in a known state, and will not switch. Active configuration involves the use of a three-stateable external driver connected to the Mode C pin. A driver’s output enable should be connected to the DSP’s RESET signal such that it only drives the PF2 pin when RESET is active (low). After RESET is deasserted, the driver should three-state, thus allowing full use of the PF2 pin as either an input or output. –4– REV. A 1 1 3 16 9 I O O I I/O NOTES 1 Interrupt/Flag pins retain both functions concurrently. If IMASK is set to enable the corresponding interrupts, the DSP will vector to the appropriate interrupt vector address when the pin is asserted, either by external devices or set as a programmable flag. 2 SPORT configuration determined by the DSP System Control Register. Software configurable. 3 See Designing an EZ-ICE-Compatible System in this data sheet for complete information. ADSP-2186L To minimize power consumption during power-down, configure the programmable flag as an output when connected to a threestated buffer. This ensures that the pin will be held at a constant level and not oscillate should the three-state driver’s level hover around the logic switching point. Interrupts The IFC register is a write-only register used to force and clear interrupts. On-chip stacks preserve the processor status and are automatically maintained during interrupt handling. The stacks are twelve levels deep to allow interrupt, loop and subroutine nesting. The following instructions allow global enable or disable servicing of the interrupts (including power-down), regardless of the state of IMASK. Disabling the interrupts does not affect serial port autobuffering or DMA. ENA INTS; DIS INTS; When the processor is reset, interrupt servicing is enabled. LOW POWER OPERATION The interrupt controller allows the processor to respond to the thirteen possible interrupts (eleven of which can be enabled at any one time), and RESET with minimum overhead. The ADSP-2186L provides four dedicated external interrupt input pins, IRQ2, IRQL0, IRQL1 and IRQE (shared with the PF7:4 pins). In addition, SPORT1 may be reconfigured for IRQ0, IRQ1, FLAG_IN and FLAG_OUT, for a total of six external interrupts. The ADSP-2186L also supports internal interrupts from the timer, the byte DMA port, the two serial ports, software and the power-down control circuit. The interrupt levels are internally prioritized and individually maskable (except power-down and RESET). The IRQ2, IRQ0 and IRQ1 input pins can be programmed to be either level- or edge-sensitive. IRQL0 and IRQL1 are level-sensitive and IRQE is edge-sensitive. The priorities and vector addresses of all interrupts are shown in Table I. Table I. Interrupt Priority and Interrupt Vector Addresses The ADSP-2186L has three low power modes that significantly reduce the power dissipation when the device operates under standby conditions. These modes are: • Power-Down • Idle • Slow Idle The CLKOUT pin may also be disabled to reduce external power dissipation. Power-Down Source Of Interrupt RESET (or Power-Up with PUCR = 1) Power-Down (Nonmaskable) IRQ2 IRQL1 IRQL0 SPORT0 Transmit SPORT0 Receive IRQE BDMA Interrupt SPORT1 Transmit or IRQ1 SPORT1 Receive or IRQ0 Timer Interrupt Vector Address (Hex) 0000 (Highest Priority) 002C 0004 0008 000C 0010 0014 0018 001C 0020 0024 0028 (Lowest Priority) The ADSP-2186L processor has a low power feature that lets the processor enter a very low power dormant state through hardware or software control. Following is a brief list of powerdown features. Refer to the ADSP-2100 Family User’s Manual, Third Edition, “System Interface” chapter, for detailed information about the power-down feature. • Quick recovery from power-down. The processor begins executing instructions in as few as 400 CLKIN cycles. • Support for an externally generated TTL or CMOS processor clock. The external clock can continue running during power-down without affecting the lowest power rating and 400 CLKIN cycle recovery. • Support for crystal operation includes disabling the oscillator to save power (the processor automatically waits approximately 4096 CLKIN cycles for the crystal oscillator to start or stabilize), and letting the oscillator run to allow 400 CLKIN cycle start-up. • Power-down is initiated by either the power-down pin (PWD) or the software power-down force bit. • Interrupt support allows an unlimited number of instructions to be executed before optionally powering down. The powerdown interrupt also can be used as a nonmaskable, edgesensitive interrupt. • Context clear/save control allows the processor to continue where it left off or start with a clean context when leaving the power-down state. • The RESET pin also can be used to terminate power-down. • Power-down acknowledge (PWDACK) pin indicates when the processor has entered power-down. Interrupt routines can either be nested, with higher priority interrupts taking precedence, or processed sequentially. Interrupts can be masked or unmasked with the IMASK register. Individual interrupt requests are logically ANDed with the bits in IMASK; the highest priority unmasked interrupt is then selected. The power-down interrupt is nonmaskable. The ADSP-2186L masks all interrupts for one instruction cycle following the execution of an instruction that modifies the IMASK register. This does not affect serial port autobuffering or DMA transfers. The interrupt control register, ICNTL, controls interrupt nesting and defines the IRQ0, IRQ1 and IRQ2 external interrupts to be either edge- or level-sensitive. The IRQE pin is an external edge-sensitive interrupt and can be forced and cleared. The IRQL0 and IRQL1 pins are external level-sensitive interrupts. REV. A –5– ADSP-2186L Idle FULL MEMORY MODE When the ADSP-2186L is in the Idle Mode, the processor waits indefinitely in a low power state until an interrupt occurs. When an unmasked interrupt occurs, it is serviced; execution then continues with the instruction following the IDLE instruction. In Idle mode IDMA, BDMA and autobuffer cycle steals still occur. Slow Idle ADSP-2186L 1/2x CLOCK OR CRYSTAL CLKIN XTAL FL0–2 PF3 IRQ2/PF7 IRQE/PF4 IRQL0/PF5 IRQL1/PF6 MODE C/PF2 MODE B/PF1 MODE A/PF0 ADDR13–0 D23–16 24 DATA23–0 BMS WR RD IOMS A13–0 ADDR D23–0 DATA PMS DMS CMS BR BG BGH PWD PWDACK A10–0 ADDR D23–8 DATA CS D15–8 DATA CS A0–A21 14 A13–0 BYTE MEMORY The IDLE instruction is enhanced on the ADSP-2186L to let the processor’s internal clock signal be slowed, further reducing power consumption. The reduced clock frequency, a programmable fraction of the normal clock rate, is specified by a selectable divisor given in the IDLE instruction. The format of the instruction is: IDLE (n) where n = 16, 32, 64 or 128. This instruction keeps the processor fully functional, but operating at the slower clock rate. While it is in this state, the processor’s other internal clock signals such as SCLK, CLKOUT and timer clock, are reduced by the same ratio. The default form of the instruction, when no clock divisor is given, is the standard IDLE instruction. When the IDLE (n) instruction is used, it effectively slows down the processor’s internal clock and thus its response time to incoming interrupts. The one-cycle response time of the standard idle state is increased by n, the clock divisor. When an enabled interrupt is received, the ADSP-2186L will remain in the idle state for up to a maximum of n processor cycles (n = 16, 32, 64 or 128) before resuming normal operation. When the IDLE (n) instruction is used in systems that have an externally generated serial clock (SCLK), the serial clock rate may be faster than the processor’s reduced internal clock rate. Under these conditions, interrupts must not be generated at a faster rate than can be serviced due to the additional time the processor takes to come out of the idle state (a maximum of n processor cycles). SYSTEM INTERFACE I/O SPACE (PERIPHERALS) 2048 LOCATIONS SPORT1 SERIAL DEVICE SCLK1 RFS1 OR IRQ0 TFS1 OR IRQ1 DT1 OR FO DR1 OR FI OVERLAY MEMORY TWO 8K PM SEGMENTS TWO 8K DM SEGMENTS SPORT0 SERIAL DEVICE SCLK0 RFS0 TFS0 DT0 DR0 HOST MEMORY MODE ADSP-2186L 1/2x CLOCK OR CRYSTAL CLKIN XTAL A0 FL0–2 PF3 IRQ2/PF7 IRQE/PF4 IRQL0/PF5 IRQL1/PF6 MODE C/PF2 MODE B/PF1 MODE A/PF0 16 DATA23–8 BMS WR RD IOMS 1 SPORT1 SERIAL DEVICE SCLK1 RFS1 OR IRQ0 TFS1 OR IRQ1 DT1 OR FO DR1 OOR FI SPORT0 SERIAL DEVICE SCLK0 RFS0 TFS0 DT0 DR0 PMS DMS CMS BR BG BGH PWD PWDACK IDMA PORT SYSTEM INTERFACE OR CONTROLLER 16 IRD/D6 IWR/D7 IS/D4 IAL/D5 IACK/D3 IAD15–0 Figure 2 shows typical basic system configurations with the ADSP-2186L, two serial devices, a byte-wide EPROM and optional external program and data overlay memories (mode selectable). Programmable wait state generation allows the processor to connect easily to slow peripheral devices. The ADSP-2186L also provides four external interrupts and two serial ports or six external interrupts and one serial port. Host Memory Mode allows access to the full external data bus, but limits addressing to a single address bit (A0). Additional system peripherals can be added in this mode through the use of external hardware to generate and latch address signals. Figure 2. Basic System Configuration –6– REV. A ADSP-2186L Clock Signals The ADSP-2186L can be clocked by either a crystal or a TTL-compatible clock signal. The CLKIN input cannot be halted, changed during operation or operated below the specified frequency during normal operation. The only exception is while the processor is in the powerdown state. For additional information on the power-down feature, refer to the ADSP-2100 Family User’s Manual, Third Edition. If an external clock is used, it should be a TTL-compatible signal running at half the instruction rate. The signal is connected to the processor’s CLKIN input. When an external clock is used, the XTAL input must be left unconnected. The ADSP-2186L uses an input clock with a frequency equal to half the instruction rate; a 0.20 MHz input clock yields a 25 ns processor cycle (which is equivalent to 40 MHz). Normally, instructions are executed in a single processor cycle. All device timing is relative to the internal instruction clock rate, which is indicated by the CLKOUT signal when enabled. Because the ADSP-2186L includes an on-chip oscillator circuit, an external crystal may be used. The crystal should be connected across the CLKIN and XTAL pins, with two capacitors connected as shown in Figure 3. Capacitor values are dependent on crystal type and should be specified by the crystal manufacturer. A parallel-resonant, fundamental frequency, microprocessorgrade crystal should be used. A clock output (CLKOUT) signal is generated by the processor at the processor’s cycle rate. This can be enabled and disabled by the CLKODIS bit in the SPORT0 Autobuffer Control Register. The master RESET sets all internal stack pointers to the empty stack condition, masks all interrupts and clears the MSTAT register. When RESET is released, if there is no pending bus request and the chip is configured for booting, the boot-loading sequence is performed. The first instruction is fetched from on-chip program memory location 0x0000 once boot loading completes. In an EZ-ICE-compatible system RESET and ERESET have the same functionality. For complete information, see Designing an EZ-ICE-Compatible System section. MEMORY ARCHITECTURE The ADSP-2186L provides a variety of memory and peripheral interface options. The key functional groups are Program Memory, Data Memory, Byte Memory and I/O. Program Memory (Full Memory Mode) is a 24-bit-wide space for storing both instruction opcodes and data. The ADSP-2186L has 8K words of Program Memory RAM on chip, and the capability of accessing up to two 8K external memory overlay spaces using the external data bus. Both an instruction opcode and a data value can be read from on-chip program memory in a single cycle. Data Memory (Full Memory Mode) is a 16-bit-wide space used for the storage of data variables and for memory-mapped control registers. The ADSP-2186L has 8K words on Data Memory RAM on chip, consisting of 8160 user-accessible locations and 32 memory-mapped registers. Support also exists for up to two 8K external memory overlay spaces through the external data bus. Byte Memory (Full Memory Mode) provides access to an 8-bit wide memory space through the Byte DMA (BDMA) port. The Byte Memory interface provides access to 4 MBytes of memory by utilizing eight data lines as additional address lines. This gives the BDMA Port an effective 22-bit address range. On power-up, the DSP can automatically load bootstrap code from byte memory. I/O Space (Full Memory Mode) allows access to 2048 locations of 16-bit-wide data. It is intended to be used to communicate with parallel peripheral devices such as data converters and external registers or latches. Program Memory CLKIN XTAL CLKOUT DSP Figure 3. External Crystal Connections Reset The RESET signal initiates a master reset of the ADSP-2186L. The RESET signal must be asserted during the power-up sequence to assure proper initialization. RESET during initial power-up must be held long enough to allow the internal clock to stabilize. If RESET is activated any time after power-up, the clock continues to run and does not require stabilization time. The power-up sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid VDD is applied to the processor, and for the internal phase-locked loop (PLL) to lock onto the specific crystal frequency. A minimum of 2000 CLKIN cycles ensures that the PLL has locked, but does not include the crystal oscillator start-up time. During this power-up sequence the RESET signal should be held low. On any subsequent resets, the RESET signal must meet the minimum pulsewidth specification, tRSP. The RESET input contains some hysteresis; however, if an RC circuit is used to generate the RESET signal, an external Schmidt trigger is recommended. REV. A The ADSP-2186L contains an 8K × 24 on-chip program RAM. The on-chip program memory is designed to allow up to two accesses each cycle so that all operations can complete in a single cycle. In addition, the ADSP-2186L allows the use of 8K external memory overlays. The program memory space organization is controlled by the Mode B pin and the PMOVLAY register. Normally, the ADSP2186L is configured with Mode B = 0 and program memory organized as shown in Figure 4. PROGRAM MEMORY ADDRESS 0x3FFF EXTERNAL 8K (PMOVLAY = 1 or 2, MODE B = 0) 0x2000 0x1FFF 8K INTERNAL 0x0000 Figure 4. Program Memory (Mode B = 0) –7– ADSP-2186L There are 8K words of memory accessible internally when the PMOVLAY register is set to 0. When PMOVLAY is set to something other than 0, external accesses occur at addresses 0x2000 through 0x3FFF. The external address is generated as shown in Table II. Table II. PMOVLAY Addressing There are 8160 words of memory accessible internally when the DMOVLAY register is set to 0. When DMOVLAY is set to something other than 0, external accesses occur at addresses 0x0000 through 0x1FFF. The external address is generated as shown in Table III. Table III. DMOVLAY Addressing PMOVLAY Memory 0 1 Internal External Overlay 1 External Overlay 2 A13 A12:0 DMOVLAY Memory 0 1 Internal External Overlay 1 External Overlay 2 A13 A12:0 2 Not Applicable Not Applicable 13 LSBs of Address 0 Between 0x2000 and 0x3FFF 13 LSBs of Address 1 Between 0x2000 and 0x3FFF 2 Not Applicable Not Applicable 13 LSBs of Address 0 Between 0x0000 and 0x1FFF 13 LSBs of Address 1 Between 0x0000 and 0x1FFF NOTE: Addresses 0x2000 through 0x3FFF should not be accessed when PMOVLAY = 0. This organization provides for two external 8K overlay segments using only the normal 14 address bits, which allows for simple program overlays using one of the two external segments in place of the on-chip memory. Care must be taken in using this overlay space in that the processor core (i.e., the sequencer) does not take into account the PMOVLAY register value. For example, if a loop operation is occurring on one of the external overlays and the program changes to another external overlay or internal memory, an incorrect loop operation could occur. In addition, care must be taken in interrupt service routines as the overlay registers are not automatically saved and restored on the processor mode stack. When Mode B = 1, booting is disabled and overlay memory is disabled (PMOVLAY must be 0). Figure 5 shows the memory map in this configuration. PROGRAM MEMORY ADDRESS 0x3FFF This organization allows for two external 8K overlays using only the normal 14 address bits. All internal accesses complete in one cycle. Accesses to external memory are timed using the wait states specified by the DWAIT register. I/O Space (Full Memory Mode) The ADSP-2186L supports an additional external memory space called I/O space. This space is designed to support simple connections to peripherals or to bus interface ASIC data registers. I/O space supports 2048 locations. The lower eleven bits of the external address bus are used; the upper three bits are undefined. Two instructions were added to the core ADSP2100 Family instruction set to read from and write to I/O memory space. The I/O space also has four dedicated three-bit wait state registers, IOWAIT0-3, that specify up to seven wait states to be automatically generated for each of four regions. The wait states act on address ranges as shown in Table IV. Table IV. RESERVED Address Range 0x2000 0x1FFF Wait State Register IOWAIT0 IOWAIT1 IOWAIT2 IOWAIT3 8K EXTERNAL 0x0000 0x000–0x1FF 0x200–0x3FF 0x400–0x5FF 0x600–0x7FF Figure 5. Program Memory (Mode B = 1) Data Memory Composite Memory Select (CMS) The ADSP-2186L has 8160 16-bit words of internal data memory. In addition, the ADSP-2186L allows the use of 8K external memory overlays. Figure 6 shows the organization of the data memory. DATA MEMORY 32 MEMORY– MAPPED REGISTERS ADDRESS 0x3FFF 0x3FEO 0x3FDF INTERNAL 8160 WORDS 0x2000 0x1FFF EXTERNAL 8K (DMOVLAY = 1, 2) 0x0000 The ADSP-2186L has a programmable memory select signal that is useful for generating memory select signals for memories mapped to more than one space. The CMS signal is generated to have the same timing as each of the individual memory select signals (PMS, DMS , BMS, IOMS), but can combine their functionality. Each bit in the CMSSEL register, when set, causes the CMS signal to be asserted when the selected memory select is asserted. For example, to use a 32K word memory to act as both program and data memory, set the PMS and DMS bits in the CMSSEL register and use the CMS pin to drive the chip select of the memory and use either DMS or PMS as the additional address bit. The CMS pin functions as the other memory select signal, with the same timing and bus request logic. A 1 in the enable bit causes the assertion of the CMS signal at the same time as the selected memory select signal. All enable bits, except the BMS bit, default to 1 at reset. –8– REV. A Figure 6. Data Memory ADSP-2186L Boot Memory Select (BMS) Disable Table V. BDMA Data Formats The ADSP-2186L also lets you boot the processor from one external memory space while using a different external memory space for BDMA transfers during normal operation. You can use the CMS to select the first external memory space for BDMA transfers and BMS to select the second external memory space for booting. The BMS signal can be disabled by setting Bit 3 of the System Control Register to 1. The System Control Register is illustrated in Figure 7. SYSTEM CONTROL REGISTER 15 14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 1 0 0 0 0 0 0 0 2 1 1 1 0 1 DM (0 3FFF) PWAIT PROGRAM MEMORY WAIT STATES BTYPE 00 01 10 11 Internal Memory Space Program Memory Data Memory Data Memory Data Memory Word Size 24 16 8 8 Alignment Full Word Full Word MSBs LSBs SPORT0 ENABLE 1 = ENABLED, 0 = DISABLED SPORT1 ENABLE 1 = ENABLED, 0 = DISABLED SPORT1 CONFIGURE 1 = SERIAL PORT 0 = FI, FO, IRQ0, IRQ1, SCLK BMS ENABLE 0 = ENABLED, 1 = DISABLED Figure 7. System Control Register Byte Memory Unused bits in the 8-bit data memory formats are filled with 0s. The BIAD register field is used to specify the starting address for the on-chip memory involved with the transfer. The 14-bit BEAD register specifies the starting address for the external byte memory space. The 8-bit BMPAGE register specifies the starting page for the external byte memory space. The BDIR register field selects the direction of the transfer. Finally the 14-bit BWCOUNT register specifies the number of DSP words to transfer and initiates the BDMA circuit transfers. BDMA accesses can cross page boundaries during sequential addressing. A BDMA interrupt is generated on the completion of the number of transfers specified by the BWCOUNT register. The BWCOUNT register is updated after each transfer so it can be used to check the status of the transfers. When it reaches zero, the transfers have finished and a BDMA interrupt is generated. The BMPAGE and BEAD registers must not be accessed by the DSP during BDMA operations. The source or destination of a BDMA transfer will always be on-chip program or data memory, regardless of the values of Mode B, PMOVLAY or DMOVLAY. When the BWCOUNT register is written with a nonzero value, the BDMA circuit starts executing byte memory accesses with wait states set by BMWAIT. These accesses continue until the count reaches zero. When enough accesses have occurred to create a destination word, it is transferred to or from on-chip memory. The transfer takes one DSP cycle. DSP accesses to external memory have priority over BDMA byte memory accesses. The BDMA Context Reset bit (BCR) controls whether the processor is held off while the BDMA accesses are occurring. Setting the BCR bit to 0 allows the processor to continue operations. Setting the BCR bit to 1 causes the processor to stop execution while the BDMA accesses are occurring, to clear the context of the processor and start execution at address 0 when the BDMA accesses have completed. Internal Memory DMA Port (IDMA Port; Host Memory Mode) The byte memory space is a bidirectional, 8-bit-wide, external memory space used to store programs and data. Byte memory is accessed using the BDMA feature. The BDMA Control Register is shown in Figure 8. The byte memory space consists of 256 pages, each of which is 16K × 8. 15 14 13 12 11 10 0 0 0 0 0 0 BDMA CONTROL 98765 0 0 0 0 0 4 0 3 1 2 0 1 0 0 0 DM (0 3FE3) BMPAGE BTYPE BDIR 0 = LOAD FROM BM 1 = STORE TO BM BCR 0 = RUN DURING BDMA 1 = HALT DURING BDMA Figure 8. BDMA Control Register The byte memory space on the ADSP-2186L supports read and write operations as well as four different data formats. The byte memory uses data bits 15:8 for data. The byte memory uses data bits 23:16 and address bits 13:0 to create a 22-bit address. This allows up to a 4 meg × 8 (32 megabit) ROM or RAM to be used without glue logic. All byte memory accesses are timed by the BMWAIT register. Byte Memory DMA (BDMA, Full Memory Mode) The byte memory DMA controller allows loading and storing of program instructions and data using the byte memory space. The BDMA circuit is able to access the byte memory space while the processor is operating normally and steals only one DSP cycle per 8-, 16- or 24-bit word transferred. The BDMA circuit supports four different data formats, that are selected by the BTYPE register field. The appropriate number of 8-bit accesses is determined from the byte memory space to build the word size selected. Table V shows the data formats supported by the BDMA circuit. The IDMA Port provides an efficient means of communication between a host system and the ADSP-2186L. The port is used to access the on-chip program memory and data memory of the DSP with only one DSP cycle per word overhead. The IDMA port cannot, however, be used to write directly to the DSP’s memory-mapped control registers. The IDMA port has a 16-bit multiplexed address and data bus and supports 24-bit program memory. The IDMA port is completely asynchronous and can be written to while the ADSP2186L is operating at full speed. REV. A –9– ADSP-2186L The DSP memory address is latched and then automatically incremented after each IDMA transaction. An external device can therefore access a block of sequentially addressed memory by specifying only the starting address of the block. This increases throughput as the address does not have to be sent for each memory access. IDMA Port access occurs in two phases. The first is the IDMA Address Latch cycle. When the acknowledge is asserted, a 14-bit address and 1-bit destination type can be driven onto the bus by an external device. The address specifies an on-chip memory location, the destination type specifies whether it is a DM or PM access. The falling edge of the address latch signal latches this value into the IDMAA register. Once the address is stored, data can then either be read from or written to the ADSP-2186L’s on-chip memory. Asserting the select line (IS) and the appropriate read or write line (IRD and IWR respectively) signals the ADSP-2186L that a particular transaction is required. In either case, there is a one-processorcycle delay for synchronization. The memory access consumes one additional processor cycle. Once an access has occurred, the latched address is automatically incremented and another access can occur. Through the IDMAA register, the DSP can also specify the starting address and data format for DMA operation. Bootstrap Loading (Booting) Table VI. Boot Summary Table MODE C MODE B MODE A Booting Method 0 0 0 BDMA feature is used to load the first 32 program memory words from the byte memory space. Program execution is held off until all 32 words have been loaded. Chip is configured in Full Memory Mode. No Automatic boot operations occur. Program execution starts at external memory location 0. Chip is configured in Full Memory Mode. BDMA can still be used but the processor does not automatically use or wait for these operations. BDMA feature is used to load the first 32 program memory words from the byte memory space. Program execution is held off until all 32 words have been loaded. Chip is configured in Host Mode. Additional interface hardware is required. IDMA feature is used to load any internal memory as desired. Program execution is held off until internal program memory location 0 is written to. Chip is configured in Host Mode. 0 1 0 1 0 0 The ADSP-2186L has two mechanisms to allow automatic loading of the internal program memory after reset. The method for booting is controlled by the Mode A, B and C configuration bits as shown in Table VI. These four states can be compressed into two-state bits by allowing an IDMA boot with Mode C = 1. However, three bits are used to ensure future compatibility with parts containing internal program memory ROM. BDMA Booting 1 0 1 When the MODE pins specify BDMA booting, the ADSP-2186L initiates a BDMA boot sequence when RESET is released. The BDMA interface is set up during reset to the following defaults when BDMA booting is specified: the BDIR, BMPAGE, BIAD and BEAD registers are set to 0; the BTYPE register is set to 0 to specify program memory 24-bit words; and the BWCOUNT register is set to 32. This causes 32 words of onchip program memory to be loaded from byte memory. These 32 words are used to set up the BDMA to load in the remaining program code. The BCR bit is also set to 1, which causes program execution to be held off until all 32 words are loaded into on-chip program memory. Execution then begins at address 0. The ADSP-2100 Family development software (Revision 5.02 and later) fully supports the BDMA booting feature and can generate byte memory space compatible boot code. The IDLE instruction can also be used to allow the processor to hold off execution while booting continues through the BDMA interface. For BDMA accesses while in Host Mode, the addresses to boot memory must be constructed externally to the ADSP-2186L. The only memory address bit provided by the processor is A0. IDMA Booting The ADSP-2186L can also boot programs through its Internal DMA port. If Mode C = 1, Mode B = 0, and Mode A = 1, the ADSP-2186L boots from the IDMA port. The IDMA feature can load as much on-chip memory as desired. Program execution is held off until on-chip program memory location 0 is written to. Bus Request and Bus Grant The ADSP-2186L can relinquish control of the data and address buses to an external device. When the external device requires access to memory, it asserts the bus request (BR) signal. If the ADSP-2186L is not performing an external memory access, it responds to the active BR input in the following processor cycle by: • Three-stating the data and address buses and the PMS, DMS, BMS, CMS, IOMS, RD, WR output drivers, • Asserting the bus grant (BG) signal, and • Halting program execution. –10– REV. A ADSP-2186L If Go Mode is enabled, the ADSP-2186L will not halt program execution until it encounters an instruction that requires an external memory access. If the ADSP-2186L is performing an external memory access when the external device asserts the BR signal, it will not threestate the memory interfaces or assert the BG signal until the processor cycle after the access completes. The instruction does not need to be completed when the bus is granted. If a single instruction requires two external memory accesses, the bus will be granted between the two accesses. When the BR signal is released, the processor releases the BG signal, reenables the output drivers and continues program execution from the point at which it stopped. The bus request feature operates at all times, including when the processor is booting and when RESET is active. The BGH pin is asserted when the ADSP-2186L is ready to execute an instruction but is stopped because the external bus is already granted to another device. The other device can release the bus by deasserting bus request. Once the bus is released, the ADSP-2186L deasserts BG and BGH and executes the external memory access. Flag I/O Pins This mode only has an effect when the MR0 register contains 0x8000; all other rounding operations work normally. This mode allows more efficient implementation of bit-specified algorithms that use biased rounding, for example the GSM speech compression routines. Unbiased rounding is preferred for most algorithms. Note: BIASRND bit is Bit 12 of the SPORT0 Autobuffer Control register. INSTRUCTION SET DESCRIPTION The ADSP-2186L has eight general purpose programmable input/ output flag pins. They are controlled by two memory mapped registers. The PFTYPE register determines the direction, 1 = output and 0 = input. The PFDATA register is used to read and write the values on the pins. Data being read from a pin configured as an input is synchronized to the ADSP-2186L’s clock. Bits that are programmed as outputs will read the value being output. The PF pins default to input during reset. In addition to the programmable flags, the ADSP-2186L has five fixed-mode flags, FLAG_IN, FLAG_OUT, FL0, FL1 and FL2. FL0-FL2 are dedicated output flags. FLAG_IN and FLAG_OUT are available as an alternate configuration of SPORT1. Note: Pins PF0, PF1 and PF2 are also used for device configuration during reset. BIASED ROUNDING The ADSP-2186L assembly language instruction set has an algebraic syntax that was designed for ease of coding and readability. The assembly language, which takes full advantage of the processor’s unique architecture, offers the following benefits: • The algebraic syntax eliminates the need to remember cryptic assembler mnemonics. For example, a typical arithmetic add instruction, such as AR = AX0 + AY0, resembles a simple equation. • Every instruction assembles into a single, 24-bit word that can execute in a single instruction cycle. • The syntax is a superset ADSP-2100 Family assembly language and is completely source and object code compatible with other family members. Programs may need to be relocated to utilize on-chip memory and conform to the ADSP2186L’s interrupt vector and reset vector map. • Sixteen condition codes are available. For conditional jump, call, return or arithmetic instructions, the condition can be checked and the operation executed in the same instruction cycle. • Multifunction instructions allow parallel execution of an arithmetic instruction with up to two fetches or one write to processor memory space during a single instruction cycle. DESIGNING AN EZ-ICE-COMPATIBLE SYSTEM The ADSP-2186L has on-chip emulation support and an ICE-Port, a special set of pins that interface to the EZ-ICE. These features allow in-circuit emulation without replacing the target system processor by using only a 14-pin connection from the target system to the EZ-ICE. Target systems must have a 14-pin connector to accept the EZ-ICE’s in-circuit probe, a 14-pin plug. Issuing the chip reset command during emulation causes the DSP to perform a full chip reset, including a reset of its memory mode. Therefore, it is vital that the mode pins are set correctly PRIOR to issuing a chip reset command from the emulator user interface. If using a passive method of maintaining mode information (as discussed in Setting Memory Modes), it does not matter that the mode information is latched by an emulator reset. However, if using the RESET pin as a method of setting the value of the mode pins, the effects of an emulator reset must be taken into consideration. One method of ensuring that the values located on the mode pins are the desired values is to construct a circuit like the one shown in Figure 9. This circuit forces the value located on the Mode A pin to logic low, regardless if it latched via the RESET or ERESET pin. A mode is available on the ADSP-2186 or ADSP-2186L to allow biased rounding in addition to the normal unbiased rounding. When the BIASRND bit is set to 0, the normal unbiased rounding operations occur. When the BIASRND bit is set to 1, biased rounding occurs instead of the normal unbiased rounding. When operating in biased rounding mode all rounding operations with MR0 set to 0x8000 will round up, rather than only rounding up odd MR1 values. For example: Table VII. Biased Rounding Example MR Value Before RND 00-0000-8000 00-0001-8000 00-0000-8001 00-0001-8001 00-0000-7FFF 00-0001-7FFF REV. A Biased RND Result 00-0001-8000 00-0002-8000 00-0001-8001 00-0002-8001 00-0000-7FFF 00-0001-7FFF Unbiased RND Result 00-0000-8000 00-0002-8000 00-0001-8001 00-0002-8001 00-0000-7FFF 00-0001-7FFF –11– ADSP-2186L ERESET RESET ADSP-2186L 1k MODE A/PF0 The 14-pin, 2-row pin strip header is keyed at the Pin 7 location—you must remove Pin 7 from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1 × 0.1 inches. The pin strip header must have at least 0.15-inch clearance on all sides to accept the EZ-ICE probe plug. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec. Target Memory Interface PROGRAMMABLE I/O Figure 9. Boot Mode Circuit For your target system to be compatible with the EZ-ICE emulator, it must comply with the memory interface guidelines listed below. PM, DM, BM, IOM, and CM See the ADSP-2100 Family EZ-Tools data sheet for complete information on ICE products. The ICE-Port interface consists of the following ADSP-2186L pins: EBR EMS ELIN EBG EINT ELOUT ERESET ECLK EE These ADSP-2186L pins are usually connected only to the EZ-ICE connector in the target system. These pins have no function except during emulation, and do not require pull-up or pull-down resistors. The traces for these signals between the ADSP-2186L and the connector must be kept as short as possible, no longer than three inches. The following pins are also used by the EZ-ICE: BR RESET BG GND Design Program Memory (PM), Data Memory (DM), Byte Memory (BM), I/O Memory (IOM) and Composite Memory (CM) external interfaces to comply with worst case device timing requirements and switching characteristics as specified in this DSP’s data sheet. The performance of the EZ-ICE may approach published worst case specification for some memory access timing requirements and switching characteristics. Note: If your target does not meet the worst case chip specifications for memory access parameters, you may not be able to emulate your circuitry at the desired CLKIN frequency. Depending on the severity of the specification violation, you may have trouble manufacturing your system as DSP components statistically vary in switching characteristics and timing requirements within published limits. Restriction: All memory strobe signals on the ADSP-2186L (RD, WR, PMS, DMS, BMS, CMS and IOMS) used in your target system must have 10 kΩ pull-up resistors connected when the EZ-ICE is being used. The pull-up resistors are necessary because there are no internal pull-ups to guarantee their state during prolonged three-state conditions resulting from typical EZ-ICE debugging sessions. These resistors may be removed at your option when the EZ-ICE is not being used. Target System Interface Signals The EZ-ICE uses the EE (emulator enable) signal to take control of the ADSP-2186L in the target system. This causes the processor to use its ERESET, EBR and EBG pins instead of the RESET, BR and BG pins. The BG output is three-stated. These signals do not need to be jumper-isolated in your system. The EZ-ICE connects to your target system via a ribbon cable and a 14-pin female plug. The female plug is plugged onto the 14-pin connector (a pin strip header) on the target board. Target Board Connector for EZ-ICE Probe The EZ-ICE connector (a standard pin strip header) is shown in Figure 10. You must add this connector to your target board design if you intend to use the EZ-ICE. Be sure to allow enough room in your system to fit the EZ-ICE probe onto the 14-pin connector. 1 GND 3 EBG 5 EBR 7 KEY (NO PIN) 9 ELOUT 11 EE 13 RESET TOP VIEW 14 ERESET 12 EMS 10 ECLK 8 ELIN 6 EINT 4 BR 2 BG When the EZ-ICE board is installed, the performance of some system signals change. Design your system to be compatible with the following system interface signal changes introduced by the EZ-ICE board: • EZ-ICE emulation introduces an 8 ns propagation delay between your target circuitry and the DSP on the RESET signal. • EZ-ICE emulation introduces an 8 ns propagation delay between your target circuitry and the DSP on the BR signal. • EZ-ICE emulation ignores RESET and BR when singlestepping. • EZ-ICE emulation ignores RESET and BR when in Emulator Space (DSP halted). • EZ-ICE emulation ignores the state of target BR in certain modes. As a result, the target system may take control of the DSP’s external memory bus only if bus grant (BG) is asserted by the EZ-ICE board’s DSP. Figure 10. Target Board Connector for EZ-ICE –12– REV. A ADSP-2186L SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS K Grade Parameter VDD TAMB Min 3.0 0 Max 3.6 +70 Min 3.0 –40 B Grade Max 3.6 +85 Unit V °C ELECTRICAL CHARACTERISTICS Parameter VIH VIH VIL VOH Hi-Level Input Voltage Hi-Level CLKIN Voltage Lo-Level Input Voltage1, 3 Hi-Level Output Voltage1, 4, 5 1, 2 Test Conditions @ VDD = max @ VDD = max @ VDD = min @ VDD = min IOH = –0.5 mA @ VDD = min IOH = –100 µA6 @ VDD = min IOL = 2 mA @ VDD = max VIN = VDDmax @ VDD = max VIN = 0 V @ VDD = max VIN = VDDmax8 @ VDD = max VIN = 0 V8 @ VDD = 3.3 @ VDD = 3.3 TAMB = +25°C tCK = 25 ns11 @ VIN = 2.5 V, fIN = 1.0 MHz, TAMB = +25°C @ VIN = 2.5 V, fIN = 1.0 MHz, TAMB = +25°C Min 2.0 2.2 K/B Grades Typ Max Unit V V V V V 0.8 2.4 VDD – 0.3 0.4 10 10 10 10 8.6 VOL IIH IIL IOZH IOZL IDD IDD CI CO Lo-Level Output Voltage1, 4, 5 Hi-Level Input Current3 Lo-Level Input Current3 Three-State Leakage Current7 Three-State Leakage Current7 Supply Current (Idle)9 Supply Current (Dynamic)10 Input Pin Capacitance3, 6, 12 Output Pin Capacitance6, 7, 12, 13 V µA µA µA µA mA 42 mA 8 pF 8 pF NOTES 1 Bidirectional pins: D0–D23, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1, A1–A13, PF0–PF7. 2 Input only pins: RESET , BR, DR0, DR1, PWD. 3 Input only pins: CLKIN, RESET, BR, DR0, DR1, PWD. 4 Output pins: BG, PMS, DMS, BMS , IOMS, CMS, RD, WR, PWDACK, A0, DT0, DT1, CLKOUT, FL2–0, BGH. 5 Although specified for TTL outputs, all ADSP-2186L outputs are CMOS-compatible and will drive to V DD and GND, assuming no dc loads. 6 Guaranteed but not tested. 7 Three-statable pins: A0–A13, D0–D23, PMS, DMS, BMS, IOMS, CMS, RD, WR, DT0, DT1, SCLK0, SCLK1, TFS0, TFS1, RFS0, RFS1, PF0–PF7. 8 0 V on BR, CLKIN Inactive. 9 Idle refers to ADSP-2186L state of operation during execution of IDLE instruction. Deasserted pins are driven to either V DD or GND. 10 IDD measurement taken with all instructions executing from internal memory. 50% of the instructions are multifunction (types 1, 4, 5, 12, 13, 14), 30% are type 2 and type 6, and 20% are idle instructions. 11 VIN = 0 V and 3 V. For typical figures for supply currents, refer to Power Dissipation section. 12 Applies to LQFP package type. 13 Output pin capacitance is the capacitive load for any three-stated output pin. Specifications subject to change without notice. REV. A – 13– ADSP-2186L ABSOLUTE MAXIMUM RATINGS* Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +4.6 V Input Voltage . . . . . . . . . . . . . . . . . . . . –0.5 V to VDD + 0.5 V Output Voltage Swing . . . . . . . . . . . . . –0.5 V to VDD + 0.5 V Operating Temperature Range (Ambient) . . –40°C to +85°C Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C Lead Temperature (5 sec) LQFP . . . . . . . . . . . . . . . . +280°C *Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ESD SENSITIVITY ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-2186L features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. WARNING! ESD SENSITIVE DEVICE TIMING PARAMETERS GENERAL NOTES MEMORY TIMING SPECIFICATIONS Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add up parameters to derive longer times. TIMING NOTES The table below shows common memory device specifications and the corresponding ADSP-2186L timing parameters, for your convenience. Memory Device Specification Address Setup to Write Start Address Setup to Write End Address Hold Time Data Setup Time Data Hold Time ADSP-2186L Timing Parameter tASW tAW tWRA tDW tDH Timing Parameter Definition A0–A13, xMS Setup before WR Low A0–A13, xMS Setup before WR Deasserted A0–A13, xMS Hold before WR Low Data Setup before WR High Data Hold after WR High RD Low to Data Valid A0–A13, xMS to Data Valid Switching characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied. Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements must be met to guarantee that the processor operates correctly with other devices. OE to Data Valid tRDD Address Access Time tAA xMS = PMS, DMS, BMS, CMS, IOMS. FREQUENCY DEPENDENCY FOR TIMING SPECIFICATIONS tCK is defined as 0.5 tCKI. The ADSP-2186L uses an input clock with a frequency equal to half the instruction rate: a 20 MHz input clock (which is equivalent to 50 ns) yields a 25 ns processor cycle (equivalent to 40 MHz). tCK values within the range of 0.5 tCKI period should be substituted for all relevant timing parameters to obtain the specification value. Example: tCKH = 0.5 tCK – 7 ns = 0.5 (25 ns) – 7 ns = 5.5 ns –14– REV. A ADSP-2186L TIMING PARAMETERS Parameter Clock Signals and Reset Timing Requirements: CLKIN Period tCKI CLKIN Width Low tCKIL tCKIH CLKIN Width High Switching Characteristics: CLKOUT Width Low tCKL tCKH CLKOUT Width High tCKOH CLKIN High to CLKOUT High Control Signals Timing Requirements: RESET Width Low1 tRSP Mode Setup Before RESET High tMS tMH Mode Setup After RESET High 5 tCK 2 5 ns ns ns 50 20 20 0.5 tCK – 7 0.5 tCK – 7 0 150 ns ns ns ns ns ns Min Max Unit 20 NOTE 1 Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal oscillator start-up time). tCKI tCKIH CLKIN tCKIL tCKOH tCKH CLKOUT tCKL PF(2:0)* tMS RESET tMH *PF2 IS MODE C, PF1 IS MODE B, PF0 IS MODE A tRSP Figure 11. Clock Signals REV. A –15– ADSP-2186L TIMING PARAMETERS Parameter Interrupts and Flag Timing Requirements: IRQx, FI, or PFx Setup before CLKOUT Low1, 2, 3, 4 tIFS tIFH IRQx, FI, or PFx Hold after CLKOUT High1, 2, 3, 4 Switching Characteristics: Flag Output Hold after CLKOUT Low5 tFOH tFOD Flag Output Delay from CLKOUT Low5 0.25 tCK + 15 0.25 tCK 0.25 tCK – 7 0.5 tCK + 6 ns ns ns ns Min Max Unit NOTES 1 If IRQx and FI inputs meet tIFS and tIFH setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on the following cycle. (Refer to “Interrupt Controller Operation” in the Program Control chapter of the ADSP-2100 Family User’s Manual , Third Edition, for further information on interrupt servicing.) 2 Edge-sensitive interrupts require pulsewidths greater than 10 ns; level-sensitive interrupts must be held low until serviced. 3 IRQx = IRQ0, IRQ1, IRQ2, IRQL0, IRQL1, IRQE. 4 PFx = PF0, PF1, PF2, PF3, PF4, PF5, PF6, PF7. 5 Flag outputs = PFx, FL0, FL1, FL2, Flag_out. tFOD CLKOUT tFOH FLAG OUTPUTS tIFH IRQx FI PFx tIFS Figure 12. Interrupts and Flags –16– REV. A ADSP-2186L Parameter Bus Request–Bus Grant Timing Requirements: BR Hold after CLKOUT High1 tBH tBS BR Setup before CLKOUT Low1 Switching Characteristics: CLKOUT High to xMS, RD, WR Disable tSD tSDB xMS, RD, WR Disable to BG Low tSE BG High to xMS, RD, WR Enable xMS, RD, WR Enable to CLKOUT High tSEC tSDBH xMS, RD, WR Disable to BGH Low2 tSEH BGH High to xMS, RD, WR Enable2 0.25 tCK + 2 0.25 tCK + 17 0.25 tCK + 10 0 0 0.25 tCK – 7 0 0 ns ns ns ns ns ns ns ns Min Max Unit NOTES xMS = PMS, DMS, CMS, IOMS, BMS. 1 BR is an asynchronous signal. If BR meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on the following cycle. Refer to the ADSP-2100 Family User’s Manual , Third Edition, for BR/BG cycle relationships. 2 BGH is asserted when the bus is granted and the processor requires control of the bus to continue. tBH CLKOUT BR tBS CLKOUT PMS, DMS BMS, RD WR BG tSD tSEC tSDB BGH tSE tSDBH tSEH Figure 13. Bus Request–Bus Grant REV. A –17– ADSP-2186L TIMING PARAMETERS Parameter Memory Read Timing Requirements: RD Low to Data Valid tRDD A0–A13, xMS to Data Valid tAA tRDH Data Hold from RD High Switching Characteristics: RD Pulsewidth tRP tCRD CLKOUT High to RD Low tASR A0–A13, xMS Setup before RD Low A0–A13, xMS Hold after RD Deasserted tRDA tRWR RD High to RD or WR Low w = wait states × tCK. xMS = PMS, DMS, CMS, IOMS, BMS. Min Max Unit 0.5 tCK – 9 + w 0.75 tCK – 12.5 + w 1 0.5 tCK – 5 + w 0.25 tCK – 5 0.25 tCK – 6 0.25 tCK – 3 0.5 tCK – 5 ns ns ns ns ns ns ns ns 0.25 tCK + 7 CLKOUT A0–A13 DMS, PMS, BMS, IOMS, CMS tRDA RD tASR tCRD D0–D23 tRP tRWR tAA WR tRDD tRDH Figure 14. Memory Read –18– REV. A ADSP-2186L Parameter Memory Write Switching Characteristics: Data Setup before WR High tDW Data Hold after WR High tDH tWP WR Pulsewidth tWDE WR Low to Data Enabled A0–A13, xMS Setup before WR Low tASW tDDR Data Disable before WR or RD Low tCWR CLKOUT High to WR Low A0–A13, xMS, Setup before WR Deasserted tAW tWRA A0–A13, xMS Hold after WR Deasserted tWWR WR High to RD or WR Low w = wait states × tCK. xMS = PMS, DMS, CMS, IOMS, BMS. Min Max Unit 0.5 tCK – 7+ w 0.25 tCK – 2 0.5 tCK – 5 + w 0 0.25 tCK – 6 0.25 tCK – 7 0.25 tCK – 5 0.75 tCK – 9 + w 0.25 tCK – 3 0.5 tCK – 5 0.25 tCK + 7 ns ns ns ns ns ns ns ns ns ns CLKOUT A0–A13 DMS, PMS, BMS, CMS, IOMS tWRA WR tASW tAW tCWR D0–D23 tWP tDH tWWR tDDR tWDE RD tDW Figure 15. Memory Write REV. A –19– ADSP-2186L TIMING PARAMETERS Parameter Serial Ports Timing Requirements: SCLK Period tSCK tSCS DR/TFS/RFS Setup before SCLK Low tSCH DR/TFS/RFS Hold after SCLK Low SCLKIN Width tSCP Switching Characteristics: CLKOUT High to SCLKOUT tCC SCLK High to DT Enable tSCDE tSCDV SCLK High to DT Valid tRH TFS/RFSOUT Hold after SCLK High TFS/RFSOUT Delay from SCLK High tRD tSCDH DT Hold after SCLK High tTDE TFS (Alt) to DT Enable TFS (Alt) to DT Valid tTDV tSCDD SCLK High to DT Disable tRDV RFS (Multichannel, Frame Delay Zero) to DT Valid 50 4 8 20 0.25 tCK 0 0 15 0 0 14 15 15 0.25 tCK + 10 15 ns ns ns ns ns ns ns ns ns ns ns ns ns ns Min Max Unit CLKOUT tCC tCC tSCP tSCS tSCH tSCK SCLK tSCP DR TFSIN RFSIN tRD tRH RFSOUT TFSOUT tSCDV tSCDE DT tSCDD tSCDH tTDE tTDV TFSOUT ALTERNATE FRAME MODE tRDV RFSOUT MULTICHANNEL MODE, FRAME DELAY 0 (MFD = 0) tTDE tTDV TFSIN ALTERNATE FRAME MODE tRDV RFSIN MULTICHANNEL MODE, FRAME DELAY 0 (MFD = 0) Figure 16. Serial Ports –20– REV. A ADSP-2186L Parameter IDMA Address Latch Timing Requirements: Duration of Address Latch1, 3 tIALP IAD15–0 Address Setup before Address Latch End3 tIASU tIAH IAD15–0 Address Hold after Address Latch End3 tIKA IACK Low before Start of Address Latch2, 3 tIALS Start of Write or Read after Address Latch End2, 3 NOTES 1 Start of Address Latch = IS Low and IAL High. 2 Start of Write or Read = IS Low and IWR Low or IRD Low. 3 End of Address Latch = IS High or IAL Low. Min Max Unit 10 5 3 0 3 ns ns ns ns ns IACK tIKA IAL tIALP IS tIASU IAD15–0 IRD OR IWR tIAH tIALS Figure 17. IDMA Address Latch REV. A –21– ADSP-2186L TIMING PARAMETERS Parameter IDMA Write, Short Write Cycle Timing Requirements: IACK Low before Start of Write1 tIKW Duration of Write1, 2 tIWP tIDSU IAD15–0 Data Setup before End of Write2, 3, 4 tIDH IAD15–0 Data Hold after End of Write2, 3, 4 Switching Characteristics: tIKHW Start of Write to IACK High NOTES 1 Start of Write = IS Low and IWR Low. 2 End of Write = IS High or IWR High. 3 If Write Pulse ends before IACK Low, use specifications t IDSU, tIDH. 4 If Write Pulse ends after IACK Low, use specifications t IKSU, tIKH. Min Max Unit 0 15 5 2 17 ns ns ns ns ns tIKW IACK tIKHW IS tIWP IWR tIDSU IAD15–0 DATA tIDH Figure 18. IDMA Write, Short Write Cycle –22– REV. A ADSP-2186L Parameter IDMA Write, Long Write Cycle Timing Requirements: IACK Low before Start of Write1 tIKW tIKSU IAD15–0 Data Setup before IACK Low2, 3, 4 IAD15–0 Data Hold after IACK Low2, 3, 4 tIKH Switching Characteristics: tIKLW Start of Write to IACK Low4 tIKHW Start of Write to IACK High 0 0.5 tCK + 10 2 1.5 tCK 17 ns ns ns ns ns Min Max Unit NOTES 1 Start of Write = IS Low and IWR Low. 2 If Write Pulse ends before IACK Low, use specifications t IDSU, tIDH. 3 If Write Pulse ends after IACK Low, use specifications t IKSU, tIKH. 4 This is the earliest time for IACK Low from Start of Write. For IDMA Write cycle relationships, please refer to the ADSP-2100 Family User’s Manual , Third Edition. tIKW IACK tIKHW tIKLW IS IWR tIKSU IAD15–0 DATA tIKH Figure 19. IDMA Write, Long Write Cycle REV. A –23– ADSP-2186L TIMING PARAMETERS Parameter IDMA Read, Long Read Cycle Timing Requirements: IACK Low before Start of Read1 tIKR tIRK End of Read after IACK Low Switching Characteristics: IACK High after Start of Read1 tIKHR tIKDS IAD15–0 Data Setup before IACK Low tIKDH IAD15–0 Data Hold after End of Read2 IAD15–0 Data Disabled after End of Read2 tIKDD tIRDE IAD15–0 Previous Data Enabled after Start of Read tIRDV IAD15–0 Previous Data Valid after Start of Read IAD15–0 Previous Data Hold after Start of Read (DM/PM1)3 tIRDH1 tIRDH2 IAD15–0 Previous Data Hold after Start of Read (PM2)4 NOTES 1 Start of Read = IS Low and IRD Low. 2 End of Read = IS High or IRD High. 3 DM read or first half of PM read. 4 Second half of PM read. Min Max Unit 0 2 17 0.5 tCK – 10 0 10 0 15 2 tCK – 5 tCK – 5 ns ns ns ns ns ns ns ns ns ns IACK t IKR IS tIKHR t IRK IRD t IRDE IAD15–0 PREVIOUS DATA t IKDS READ DATA tIKDH tIRDV tIRDH tIKDD Figure 20. IDMA Read, Long Read Cycle –24– REV. A ADSP-2186L Parameter IDMA Read, Short Read Cycle Timing Requirements: IACK Low before Start of Read1 tIKR Duration of Read tIRP Switching Characteristics: tIKHR IACK High after Start of Read1 IAD15–0 Data Hold after End of Read2 tIKDH tIKDD IAD15–0 Data Disabled after End of Read2 tIRDE IAD15–0 Previous Data Enabled after Start of Read tIRDV IAD15–0 Previous Data Valid after Start of Read NOTES 1 Start of Read = IS Low and IRD Low. 2 End of Read = IS High or IRD High. Min Max Unit 0 15 15 0 10 0 15 ns ns ns ns ns ns ns IACK tIKR IS tIKHR tIRP IRD tIRDE IAD15–0 PREVIOUS DATA tIKDH tIRDV tIKDD Figure 21. IDMA Read, Short Read Cycle REV. A –25– ADSP-2186L POWER DISSIPATION 2186L POWER, INTERNAL1, 2, 3 180 170 POWER (PINT) – mW To determine total power dissipation in a specific application, the following equation should be applied for each output: C × VDD × f 2 169mW VDD = 3.6V 160 150 140 130 120 126mW C = load capacitance, f = output switching frequency. Example 139mW VDD = 3.3V In an application where external data memory is used and no other outputs are active, power dissipation is calculated as follows: Assumptions • External data memory is accessed every cycle with 50% of the address pins switching. • External data memory writes occur every other cycle with 50% of the data pins switching. • Each address and data pin has a 10 pF total load at the pin. • The application operates at VDD = 3.3 V and tCK = 30 ns. 110 102mW 100 90 83mW 80 30 32 34 113mW VDD = 3.0V 36 38 1/tCK – MHz 40 42 36 34 32 POWER (PIDLE) – mW POWER, IDLE1, 2, 4 35mW VDD = 3.6V Total Power Dissipation = PINT + (C × VDD × f) 2 30 28 26 24 22 20 22mW 19mW 30 32 34 36 38 1/tCK – MHz 40 42 VDD = 3.0V 22mW 27mW VDD = 3.3V 28mW PINT = internal power dissipation from Power vs. Frequency graph (Figure 23). (C × VDD × f ) is calculated for each output: 2 # of Pins × C Address, DMS Data Output, WR RD CLKOUT 8 9 1 1 × 10 pF × 10 pF × 10 pF × 10 pF × VDD 2 ×f × 33.3 MHz × 16.67 MHz × 16.67 MHz × 33.3 MHz = 29.0 mW = 16.3 mW = 1.8 mW = 3.6 mW 50.7 mW POWER (PIDLEn) – mW 18 16 × 3.32 V × 3.32 V × 3.32 V × 3.32 V 32 30 28 POWER, IDLE n MODES2 28mW IDLE Total power dissipation for this example is PINT + 50.7 mW. Output Drive Currents 26 24 22 20 18 16 14 12 10mW 9mW 30 32 34 36 38 1/tCK – MHz 40 42 10 13mW 12mW IDLE (16) IDLE (128) 22mW Figure 22 shows typical I-V characteristics for the output drivers of the ADSP-2186L. The curves represent the current drive capability of the output drivers as a function of output voltage. 80 VDD = 3.3V @ +25 C 60 VDD = 3.6V @ – 40 C 8 VOH SOURCE CURRENT – mA 40 20 0 –20 VDD = 3.0V @ +85 C VDD = 3.0V @ +85 C VOL –40 –60 VDD = 3.6V @ – 40 C –80 0 0.5 1 VDD = 3.3V @ +25 C VALID FOR ALL TEMPERATURE GRADES. 1POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS. 2TYPICAL POWER DISSIPATION AT 3.3V V DD AND TA = 25°C EXCEPT WHERE SPECIFIED. 3I DD MEASUREMENT TAKEN WITH ALL INSTRUCTIONS EXECUTING FROM INTERNAL MEMORY. 50% OF THE INSTRUCTIONS ARE MULTIFUNCTION (TYPES 1, 4, 5, 12, 13, 14) 30% ARE TYPE 2 AND TYPE 6, AND 20% ARE IDLE INSTRUCTIONS. 4IDLE REFERS TO ADSP-2186L STATE OF OPERATION DURING EXECUTION OF IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER VDD OR GND. Figure 23. Power vs. Frequency 1.5 2 2.5 SOURCE VOLTAGE – V 3 3.5 Figure 22. Typical Output Driver Characteristics –26– REV. A ADSP-2186L CAPACITIVE LOADING Figures 24 and 25 show the capacitive loading characteristics of the ADSP-2186L. 25 the current load, iL, on the output pin. It can be approximated by the following equation: tDECAY = CL × 0.5 V iL from which RISE TIME (0.4V – 2.4V) – ns 20 VDD = 3.0V T = 85 C tDIS = tMEASURED – tDECAY is calculated. If multiple pins (such as the data bus) are disabled, the measurement value is that of the last pin to stop driving. INPUT OR OUTPUT 15 10 1.5V 1.5V 5 Figure 26. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable) 0 20 40 60 80 100 120 CL – pF 140 160 180 200 0 Output Enable Time Figure 24. Typical Output Rise Time vs. Load Capacitance, CL (at Maximum Ambient Operating Temperature) 18 16 VALID OUTPUT DELAY OR HOLD – ns 14 12 10 8 6 4 2 NOMINAL VDD = 3.0V T = +85 C Output pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. The output enable time (tENA) is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving. REFERENCE SIGNAL tMEASURED tENA VOH (MEASURED) OUTPUT tDIS VOH (MEASURED) – 0.5V VOL (MEASURED) +0.5V 2.0V 1.0V VOH (MEASURED) –2 –3 –4 –6 0 50 100 150 CL – pF 200 250 VOL (MEASURED) tDECAY OUTPUT STOPS DRIVING VOL (MEASURED) OUTPUT STARTS DRIVING Figure 25. Typical Output Valid Delay or Hold vs. Load Capacitance, CL (at Maximum Ambient Operating Temperature) TEST CONDITIONS Output Disable Time HIGH-IMPEDANCE STATE. TEST CONDITIONS CAUSE THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5V. Figure 27. Output Enable/Disable IOL Output pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high impedance state. The output disable time (tDIS) is the difference between tMEASURED and tDECAY, as shown in the Output Enable/Disable diagram. The time is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 V from the measured output high or low voltage. The decay time, tDECAY, is dependent on the capacitive load, CL, and TO OUTPUT PIN 50pF +1.5V IOH Figure 28. Equivalent Device Loading for AC Measurements (Including All Fixtures) REV. A –27– ADSP-2186L ENVIRONMENTAL CONDITIONS 10k Ambient Temperature Rating: TAMB TCASE PD θCA θJA θJC Package LQFP Mini-BGA = = = = = = TCASE – (PD × θCA) Case Temperature in °C Power Dissipation in W Thermal Resistance (Case-to-Ambient) Thermal Resistance (Junction-to-Ambient) Thermal Resistance (Junction-to-Case) 1k CURRENT – A VDD = 3.6V 100 VDD = 3.3V JA JC CA 10 50°C/W 70.7°C/W 2°C/W 7.4°C/W 48°C/W 63.3°C/W 1 0 25 55 TEMPERATURE – C 85 Figure 29. Power-Down Graph –28– REV. A ADSP-2186L 100-Lead LQFP Package Pinout 94 PF0 [MODE A] 89 PF2 [MODE C] 88 PF3 93 PF1 [MODE B] 100 A3/IAD2 96 PWDACK 99 A2/IAD1 98 A1/IAD0 97 A0 92 GND 91 PWD 95 BGH 80 GND 79 D19 90 VDD 84 D23 77 D17 76 D16 75 D15 74 D14 73 D13 72 D12 71 GND 70 D11 69 D10 68 D9 67 VDD 66 GND 65 D8 64 D7/IWR 63 D6/IRD 62 D5/IAL 61 D4/IS 60 GND 59 VDD 58 D3/IACK 57 D2/IAD15 56 D1/IAD14 55 D0/IAD13 54 BG 53 EBG 52 BR 51 EBR 82 D21 81 D20 A4/IAD3 A5/IAD4 GND A6/IAD5 A7/IAD6 A8/IAD7 A9/IAD8 A10/IAD9 A11/IAD10 1 2 3 4 5 6 7 8 9 PIN 1 IDENTIFIER A12/IAD11 10 A13/IAD12 11 GND 12 CLKIN 13 XTAL 14 VDD 15 CLKOUT 16 GND 17 VDD 18 WR 19 RD 20 BMS 21 DMS 22 PMS 23 IOMS 24 CMS 25 ADSP-2186L TOP VIEW (Not to Scale) GND 41 78 D18 ELOUT 48 83 D22 86 FL1 87 FL0 85 FL2 SCLK1 42 ERESET 43 RESET 44 ECLK 47 IRQL0+PF5 27 IRQL1+PF6 29 IRQ2+PF7 30 DT0 31 TFS0 32 RFS0 33 DR0 34 SCLK0 35 TFS1 38 RFS1 39 REV. A IRQE+PF4 26 –29– ELIN 49 EINT 50 EMS 45 GND 28 VDD 36 DT1 37 DR1 40 EE 46 ADSP-2186L The ADSP-2186L package pinout is shown in the table below. Pin names in bold text replace the plain text named functions when Mode C = 1. A + sign separates two functions when either function can be active for either major I/O mode. Signals enclosed in brackets [ ] are state bits latched from the value of the pin at the deassertion of RESET. LQFP Pin Configurations LQFP Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 Pin Name A4/IAD3 A5/IAD4 GND A6/IAD5 A7/IAD6 A8/IAD7 A9/IAD8 A10/IAD9 A11/IAD10 A12/IAD11 A13/IAD12 GND CLKIN XTAL VDD CLKOUT GND VDD WR RD BMS DMS PMS IOMS CMS LQFP Number 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 Pin Name IRQE + PF4 IRQL0 + PF5 GND IRQL1 + PF6 IRQ2 + PF7 DT0 TFS0 RFS0 DR0 SCLK0 VDD DT1 TFS1 RFS1 DR1 GND SCLK1 ERESET RESET EMS EE ECLK ELOUT ELIN EINT LQFP Number 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 Pin Name EBR BR EBG BG D0/IAD13 D1/IAD14 D2/IAD15 D3/IACK VDD GND D4/IS D5/IAL D6/IRD D7/IWR D8 GND VDD D9 D10 D11 GND D12 D13 D14 D15 LQFP Number 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 Pin Name D16 D17 D18 D19 GND D20 D21 D22 D23 FL2 FL1 FL0 PF3 PF2 [Mode C] VDD PWD GND PF1 [Mode B] PF0 [Mode A] BGH PWDACK A0 A1/IAD0 A2/IAD1 A3/IAD2 –30– REV. A ADSP-2186L ADSP-2186L Mini-BGA (CAP) Package Pinout Bottom View 12 GND 11 GND 10 D22 9 NC 8 NC 7 NC 6 GND 5 NC 4 A0 3 GND 2 A1/IAD0 1 A2/IAD1 A B C D E F G H J K L M D16 D17 D18 D20 D23 VDD GND NC NC GND A3/IAD2 A4/IAD3 D14 NC D15 D19 D21 VDD PWD A7/IAD6 A5/IAD4 RD A6/IAD5 PWDACK GND NC D12 D13 NC PF2 PF1 [MODE C] [MODE B] A9/IAD8 BGH NC WR NC D10 GND VDD GND GND PF3 FL2 PF0 [MODE A] FL0 A8/IAD7 VDD VDD D9 NC D8 D11 D7/ IWR NC NC FL1 A11/ IAD10 A12/ IAD11 NC A13/ IAD12 D4/ IS NC NC D5/IAL D6/ IRD NC NC NC A10/IAD9 GND NC XTAL GND NC GND D3/ IACK D2/IAD15 TFS0 DT0 VDD GND GND GND CLKIN VDD VDD D1/IAD14 BG RFS1 D0/IAD13 SCLK0 VDD VDD NC VDD CLKOUT EBG BR EBR ERESET SCLK1 TFS1 RFS0 DMS BMS NC NC NC EINT ELOUT ELIN RESET GND DR0 PMS GND IOMS IRQL1 +PF6 NC IRQE +PF4 IRQL0 +PF5 ECLK EE EMS NC GND DR1 DT1 GND CMS NC IRQ2 +PF7 REV. A –31– ADSP-2186L The ADSP-2186L Mini-BGA package pinout is shown in the table below. Pin names in bold text replace the plain text named functions when Mode C = 1. A + sign separates two functions when either function can be active for either major I/O mode. Signals enclosed in brackets [ ] are state bits latched from the value of the pin at the deassertion of RESET. Mini-BGA Package Pinout Ball # A01 A02 A03 A04 A05 A06 A07 A08 A09 A10 A11 A12 B01 B02 B03 B04 B05 B06 B07 B08 B09 B10 B11 B12 C01 C02 C03 C04 C05 C06 C07 C08 C09 C10 C11 C12 Name A2/IAD1 A1/IAD0 GND A0 N/C GND N/C N/C N/C D22 GND GND A4/IAD3 A3/IAD2 GND N/C N/C GND VDD D23 D20 D18 D17 D16 PWDACK A6/IAD5 RD A5/IAD4 A7/IAD6 PWD VDD D21 D19 D15 N/C D14 Ball # D01 D02 D03 D04 D05 D06 D07 D08 D09 D10 D11 D12 E01 E02 E03 E04 E05 E06 E07 E08 E09 E10 E11 E12 F01 F02 F03 F04 F05 F06 F07 F08 F09 F10 F11 F12 Name N/C WR N/C BGH A9/IAD8 PF1[MODE B] PF2[MODE C] N/C D13 D12 N/C GND VDD VDD A8/IAD7 FL0 PF0[MODE A] FL2 PF3 GND GND VDD GND D10 A13/IAD12 N/C A12/IAD11 A11/IAD10 FL1 N/C N/C D7/IWR D11 D8 N/C D9 Ball # G01 G02 G03 G04 G05 G06 G07 G08 G09 G10 G11 G12 H01 H02 H03 H04 H05 H06 H07 H08 H09 H10 H11 H12 J01 J02 J03 J04 J05 J06 J07 J08 J09 J10 J11 J12 Name XTAL N/C GND A10/IAD9 N/C N/C N/C D6/IRD D5/IAL N/C N/C D4/IS CLKIN GND GND GND VDD DT0 TFS0 D2/IAD15 D3/IACK GND N/C GND CLKOUT VDD N/C VDD VDD SCLK0 D0/IAD13 RFS1 BG D1/IAD14 VDD VDD Ball # K01 K02 K03 K04 K05 K06 K07 K08 K09 K10 K11 K12 L01 L02 L03 L04 L05 L06 L07 L08 L09 L10 L11 L12 M01 M02 M03 M04 M05 M06 M07 M08 M09 M10 M11 M12 Name N/C N/C N/C BMS DMS RFS0 TFS1 SCLK1 ERESET EBR BR EBG IRQE+PF4 N/C IRQL1+PF6 IOMS GND PMS DR0 GND RESET ELIN ELOUT EINT IRQL0+PF5 IRQ2+PF7 N/C CMS GND DT1 DR1 GND N/C EMS EE ECLK –32– REV. A ADSP-2186L ORDERING GUIDE Part Number ADSP-2186LKST-115 ADSP-2186LBST-115 ADSP-2186LKST-133 ADSP-2186LBST-133 ADSP-2186LKST-160 ADSP-2186LBST-160 ADSP-2186LBCA-160 Ambient Temperature Range 0°C to +70°C –40°C to +85°C 0°C to +70°C –40°C to +85°C 0°C to +70°C –40°C to +85°C –40°C to +85°C Instruction Rate (MHz) 28.8 28.8 33.3 33.3 40.0 40.0 40.0 Package Description 100-Lead LQFP 100-Lead LQFP 100-Lead LQFP 100-Lead LQFP 100-Lead LQFP 100-Lead LQFP 144-Ball Mini-BGA Package Option* ST-100 ST-100 ST-100 ST-100 ST-100 ST-100 CA-144 *ST = Plastic Thin Quad Flatpack (LQFP); CA = Mini-BGA. OUTLINE DIMENSIONS Dimensions shown in inches and (millimeters). 100-Lead Metric Thin Plastic Quad Flatpack (LQFP) (ST-100) 0.638 (16.20) 0.630 (16.00) TYP SQ 0.622 (15.80) 0.553 (14.05) 0.551 (14.00) TYP SQ 0.549 (13.95) 0.063 (1.60) MAX 0.030 (0.75) 0.024 (0.60) TYP 0.020 (0.50) SEATING PLANE 0.472 (12.00) TYP SQ 100 1 76 75 12° TYP TOP VIEW (PINS DOWN) 0.003 (0.08) MAX LEAD COPLANARITY 0° – 7° 6° ± 4° 25 26 51 50 0.006 (0.15) 0.002 (0.05) 0.020 (0.50) BSC LEAD PITCH 0.011 (0.27) 0.009 (0.22) TYP 0.007 (0.17) LEAD WIDTH NOTE: THE ACTUAL POSITION OF EACH LEAD IS WITHIN (0.08) 0.0032 FROM ITS IDEAL POSITION WHEN MEASURED IN THE LATERAL DIRECTION. CENTER FIGURES ARE TYPICAL UNLESS OTHERWISE NOTED REV. A –33– ADSP-2186L OUTLINE DIMENSIONS Dimensions shown in inches and (millimeters). 144-Ball Mini-BGA (CA-144) C00191a–2.5–8/00 (rev. A) 0.398 (10.10) 0.394 (10.00) SQ 0.390 (9.90) 12 11 10 9 8 7 6 5 4 3 2 1 TOP VIEW 0.398 (10.10) 0.394 (10.00) SQ 0.390 (9.90) 0.346 (8.80) BSC 0.031 (0.80) BSC A B C D E F G H J K L M DETAIL A 0.053 (1.35) 0.049 (1.25) 0.045 (1.15) 0.031 (0.80) BSC 0.346 (8.80) BSC 0.010 (0.25) MAX 0.014 (0.35) 0.012 (0.30) 0.010 (0.25) 0.018 (0.45) 0.006 (0.15) 0.016 (0.40) MAX 0.014 (0.35) BALL DIAMETER DETAIL A 0.030 (0.75) 0.028 (0.70) 0.026 (0.65) NOTES 1 THE ACTUAL POSITION OF THE BALL GRID IS WITHIN 0.006 (0.150) OF ITS IDEAL POSITION RELATIVE TO THE PACKAGE EDGES. 2 THE ACTUAL POSITION OF EACH BALL IS WITHIN 0.002 (0.05) OF ITS IDEAL POSITION RELATIVE TO THE BALL GRID. SEATING PLANE –34– REV. A PRINTED IN U.S.A.