EVAL-AD7172-2SDZ User Guide
UG-762
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Evaluating the AD7172-2 Low Power, 24-Bit, 31.25 kSPS, Sigma-Delta ADC with
True Rail-to-Rail Buffers
FEATURES
GENERAL DESCRIPTION
Full featured evaluation board for the AD7172-2
PC control in conjunction with the system demonstration
platform (SDP), see the EVAL-SDP-CB1Z data sheet for
additional information
PC software for control and data analysis (time domain)
Standalone capability
The EVAL-AD7172-2SDZ evaluation kit features the AD7172-2,
a 24-bit, 31.25 kSPS analog-to-digital converter (ADC) with
integrated rail-to-rail analog input buffers, on-board power
supply regulation, and an external amplifier section for amplifier
evaluation. A 7 V to 9 V ac-to-dc adapter is regulated to 5 V
and 3.3 V; this supplies the AD7172-2 and supports its
components. The EVAL-AD7172-2SDZ connects to a USB port
via the EVAL-SDP-CB1Z (SDP-B) controller board.
EVALUATION KIT CONTENTS
AD7172-2
EVAL-AD7172-2SDZ evaluation board
AD717x Eval+ evaluation software (CD)
7 V to 9 V ac-to-dc adapter
Plastic screw and washer set
The AD717x Eval+ software fully configures the AD7172-2
device functionality via an interactive block diagram and a user
accessible register interface, and provides dc time domain
analysis in the form of waveform graphs, histograms, and
associated noise analysis for ADC performance evaluation.
EQUIPMENT NEEDED
For full specifications, see the AD7172-2 data sheet, which must
be consulted in conjunction with this user guide when using the
evaluation board.
DC signal source
PC running Windows XP, Windows 8, or Windows 10
EVAL-AD7172-2SDZ BLOCK DIAGRAM
7V TO 9V
VIN
ADP7118
5V LDO
ADR445
5V VREF
ADP7 118
3.3V LDO
ADP7104
5V LDO
EXTERNA L ANALOG SIGNAL
CONDITIONING PLAYGROUND
AVDD1
ADA4528-2
IN-AMP
CONFIGURED
ADA4528-2
OPEN
CONFIG
AVDD2
CROSSPOINT
MULTIPLEXER
ON BOARD
NOISE TEST
REGCAPA
REF–
REF+ REFOUT
REFERENCE
INPUT
BUFFERS
1.8V
LDO
AVDD
IOVDD
REGCAP D
BUFFERED
PRECISION
REFERENCE
CS
INT
REF
ANALOG
INPUT
BUFFERS
Σ-∆ ADC
SCLK
SERIAL
INTERFACE
AND
CONTROL
DIGITAL
FILTER
DIN
DOUT/RDY
SYNC
L
E
D
ADSP-BF527
ERROR
I/O
CONTROL
AVSS
TO AD7172-2
REFOUT PIN
TEMP
SENSOR
AD7172-2
AVSS
GPIO0
GPIO1
XTAL AND INTERNAL
CLOCK OSCILLATOR
CIRCUITRY
XTAL1
XTAL2/CLKIO
SDP-B
DGND
–2.5V
AVSS
OPTION
AMP
SURFBOARD
CONNECTOR
ADM660
ADP7182
–VE LDO
12677-001
AD8475
±10VINPUT
OPTION
ADP7104 +5V
Figure 1.
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS.
Rev. A | Page 1 of 34
UG-762
EVAL-AD7172-2SDZ User Guide
TABLE OF CONTENTS
Features .............................................................................................. 1
Evaluation Board Software Installation ..........................................9
Evaluation Kit Contents ................................................................... 1
Installing the AD717x Eval+ Software .......................................9
Equipment Needed ........................................................................... 1
Installing the Eval+ Dependencies........................................... 10
General Description ......................................................................... 1
Setting Up the System for Data Capture ................................. 11
EVAL-AD7172-2SDZ Block Diagram ........................................... 1
Launching the Software ............................................................. 12
Revision History ............................................................................... 2
Evaluation Board Software Operation ......................................... 13
EVAL-AD7172-2SDZ Quick Start Guide ...................................... 4
Overview of the Main Window ................................................ 13
Recommended Quick Start Guide ............................................. 4
Configuration Tab ...................................................................... 13
Quick Start Noise Test ................................................................. 4
Waveform Tab ............................................................................. 16
Evaluation Board Hardware ............................................................ 5
Histogram Tab ............................................................................ 18
Device Description ....................................................................... 5
Modelled Performance Tab ....................................................... 19
Hardware Link Options ............................................................... 5
Registers Tab ............................................................................... 22
Sockets and Connectors .............................................................. 6
Exiting the Software ................................................................... 22
Serial Interface .............................................................................. 7
Evaluation Board Schematics and Artwork ................................ 23
Power Supplies .............................................................................. 7
Ordering Information .................................................................... 31
Power Supply Configurations ..................................................... 8
Bill of Materials ........................................................................... 31
Analog Inputs ................................................................................ 8
Reference Options ........................................................................ 8
REVISION HISTORY
5/2018—Rev. 0 to Rev. A
Reorganized Layout ............................................................ Universal
Changes to Evaluation Kit Contents Section, Equipment
Needed Section, and General Description Section ...................... 1
Changes to Table 1 ............................................................................ 5
Changes to Table 3 ............................................................................ 7
Changes to Single-Supply (Unregulated) Section, Split Supply
(Regulated) Section, Split Supply (Unregulated) Section, and
Analog Inputs Section ...................................................................... 8
Deleted Figure 4; Renumbered Sequentially................................. 9
Added Installing the AD717x Eval+ Software
Section, Figure 4, and Figure 5; Renumbered Sequentially ........ 9
Added Figure 6, Figure 7, Installing the Eval+ Dependencies
Section, Figure 8, and Figure 9 ..................................................... 10
Added Figure 10, Installing the .NET Framework 3.5 for
Windows 8/Windows 10 Section, Figure 11, and Setting Up the
System for Data Capture Section .................................................. 11
Added Figure 13, Figure 14, and Figure 15 ................................. 12
Changes to Launching the Software Section .............................. 12
Deleted ADC Reset Section, Functional Block Diagram Section,
Pop-Up Button Section, and Channel Configuration Overview
Section .............................................................................................. 13
Added Select Product/Evaluation Mode Pane Section, Tutorial
Icon Section, Functional Block Diagram and Configuration
Pop-Up Buttons Section, and Analog and Digital Supply
Voltage Section ................................................................................ 13
Changed Software Operation Section Heading to Evaluation
Board Software Operation Section .............................................. 13
Changes to Figure 16, Overview of the Main Window Section,
Configuration Tab Section, and External Reference Section...... 13
Added Register Configuration Summary Section, Reset ADC
Section, Menu Bar Section, and Device Error Section .............. 14
Changes to Status Bar Section ....................................................... 14
Added Figure 17, External MCLK Frequency Section, Analog
Input Voltage Section, and External SCLK Frequency Section .... 15
Deleted CRC Error Section ........................................................... 16
Added Figure 18 and Sampling Mode Section ........................... 16
Changes to Samples Section, Sample Section, Waveform Graph
and Controls Section, Channel Selection Section, Noise Analysis
Pane Section, and Analysis Channel Section .............................. 16
Changes to Display Units and Axis Controls Section ............... 17
Changes to Histogram Tab Section, Histogram Graph and
Controls Section, and Figure 19 ................................................... 18
Added Figure 20, Modelled Performance Tab Section, Modelled
Performance Analysis Channel Section, Filter Profile Graph
Section, Filter Rejection Section, and Filter Performance
Section.............................................................................................. 19
Added Figure 21, Filter Step Response Section, Step Response
Graph Section, Step Configuration Section, Step Response
Section, and Graph Units Section ................................................ 20
Added Figure 22, Timing Diagram/Power Section, Estimated
Power Consumption Section, and Timing Diagram Section ... 21
Deleted Register Map Tab Section ............................................... 22
Rev. A | Page 2 of 34
EVAL-AD7172-2SDZ User Guide
UG-762
Added Registers Tab Section .........................................................22
Changes to Figure 23, Register Tree Section, Register Section,
Bitfields Section, Documentation Section, Save and Load Section,
and Exiting the Software Section ..................................................22
Added Evaluation Board Schematics and Artwork Section and
Figure 24 ...........................................................................................23
Added Figure 25 ..............................................................................24
Added Figure 26 ..............................................................................25
Added Figure 27 ..............................................................................26
Added Figure 28 ..............................................................................27
Added Figure 29 and Figure 30 .....................................................28
Added Figure 31 and Figure 32 .....................................................29
Added Figure 33 and Figure 34 .....................................................30
Added Ordering Information Section, Bill of Materials Section,
and Table 4 .......................................................................................31
3/2015—Revision 0: Initial Version
Rev. A | Page 3 of 34
UG-762
EVAL-AD7172-2SDZ User Guide
EVAL-AD7172-2SDZ QUICK START GUIDE
RECOMMENDED QUICK START GUIDE
QUICK START NOISE TEST
To set up the evaluation board, take the following steps:
To test the noise performance, take the following steps:
1.
2.
3.
4.
1.
6.
7.
8.
2.
Insert Link LK8 to Link LK12 to initiate the noise
performance test mode. In this mode, the analog input
channels short to the REFOUT pin.
Click Sample to acquire samples from the ADC (see
Figure 16).
The Samples text field in the top right corner of the main
window sets the number of samples collected in each batch (see
Figure 16).
12677-002
5.
Disconnect the SDP-B board from the USB port of the PC.
Install the AD717x Eval+ software from the enclosed CD.
Restart the PC after installation.
Connect the SDP-B board to the evaluation board, as
shown in Figure 2.
Fasten the evaluation board to the SDP-B board with the
enclosed plastic screw and washer set.
Connect the external 9 V power supply to the J5 connector
of the evaluation board, as shown in Figure 2. Set LK2 to
Position B.
Connect the SDP-B board to the PC via the USB cable. For
PCs using Windows® XP, it can be necessary to search for
the SDP-B drivers. If prompted by the Windows operating
system, choose to automatically search for the drivers for the
SDP-B board.
Launch the AD717x Eval+ software from the Analog
Devices subfolder in the Programs menu.
Figure 2. Hardware Configuration, Setting Up the EVAL-AD7172-2SDZ
Rev. A | Page 4 of 34
EVAL-AD7172-2SDZ User Guide
UG-762
EVALUATION BOARD HARDWARE
DEVICE DESCRIPTION
HARDWARE LINK OPTIONS
The AD7172-2 is a highly accurate, high resolution, multiplexed,
2-/4-channel (fully differential/single-ended) Σ-Δ ADC. The
AD7172-2 has a maximum channel-to-channel scan rate of
6.21 kSPS (161 µs) for fully settled data. The output data rates
range from 1.25 SPS to 31.25 kSPS. The device includes
integrated rail-to-rail analog input and reference input buffers,
an integrated precision 2.5 V reference, and an integrated
oscillator.
See Table 1 for default link options. By default, the EVALAD7172-2SDZ is configured to operate from the supplied 9 V
ac-to-dc adapter connected to the J5 connector. The 5 V supply
required for the AD7172-2 comes from the on-board low dropout
(LDO) regulator. The ADP7118, with a 5 V output voltage, receives
its input voltage from the J3 connector or the J5 connector (depending on the position of LK2), and generates a 5 V output.
See the AD7172-2 data sheet for complete specifications. Full
details for the SDP-B board are available on the SDP-B product
page on the Analog Devices website.
Table 1. Default Link and Solder Link Options
Link
LK1
Default
Option
A
LK2
LK3 to LK7
B
Not inserted
LK8 to LK12
Inserted
SL1
A
SL2
A
SL3
A
SL4
C
SL5
B
SL8
A
SL9
A
SL10
A
SL11
A
G16
G32
G64
G128
R49 to R51
Inserted
Not inserted
Not inserted
Not inserted
Inserted
Description
Selects the voltage applied to the power supply sequencer circuit (U3); dependent on AVDD1. Place in
Position A if using a 5 V supply for AVDD1, or Position B if using a 2.5 V supply for AVDD1.
Selects the external power supply from Connector J3 (Position A) or Connector J5 (Position B).
Prior to inserting SL8 to SL11, inserting these links sets up the on-board noise test to short the inputs to the
on-board amplifiers, U8 and U9. In this mode, all inputs short to REFOUT.
Inserting these links sets up the on-board noise test, close to the ADC analog inputs. In this mode, all inputs
short to REFOUT.
Sets the voltage applied to the AVDD2 pin. Operates using the AVDD1 supply (default). Position B sets the
AVDD2 voltage to the 3.3 V supply from the ADP7118 (3.3 V) (U10) regulator.
Selects between an external (Position B) or on-board AVDD1 source (Position A). Supplies AVDD1 from the
ADP7118 (5 V) (U7) (default).
Selects between an external (Position B) or on-board AVSS source (Position A). Supplies AVSS from the ADP7182
(−2.5 V) (U4) (default).
Connects AIN4 to: A4/J6 (Position A), REFOUT pin on the AD7172-2 (Position B), or AVSS (Position C). Position B
and Position C are used to simplify the input using a single-ended input source.
Selects between an external or on-board IOVDD source. Supplies IOVDD from the ADP7118 (3.3 V) (U10)
(default). The evaluation board operates with a 3.3 V logic.
Routes A0 to: AIN0 pin on the AD7172-2 (Position A), Buffer/In Amp U8 (Position B), Funnel Amp U9 with gain
of 0.8× (Position C), or J10-1 (Position D).
Routes A2 to: AIN2 pin on the AD7172-2 (Position A), Buffer U12 (Position B), or Funnel Amp U9 with gain of
0.4× (Position C).
Routes A3 to: AIN3 pin on the AD7172-2 (Position A), Buffer U12 (Position B), or Funnel Amp U9 with gain of
0.4× (Position C).
Routes A1 to: AIN1 pin on the AD7172-2 (Position A), Buffer/In-amp U8 (Position B), Funnel Amp U9 with gain
of 0.8× (Position C), or J10-7 (Position D).
Sets the on board in-amp (U8) to a gain of 16. Insert only one of the G16, G32, G64, or G128 links at a time.
Sets the on-board in-amp (U8) to a gain of 32. Insert only one of the G16, G32, G64, or G128 links at a time.
Sets the on-board in-amp (U8) to a gain of 64. Insert only one of the G16, G32, G64, or G128 links at a time.
Sets the on-board in-amp (U8) to a gain of 128. Insert only one of the G16, G32, G64, or G128 links at a time.
Connects AVSS and AGND for single-supply operation. To operate in split supply mode, remove these links.
Rev. A | Page 5 of 34
UG-762
EVAL-AD7172-2SDZ User Guide
SOCKETS AND CONNECTORS
Table 2. Connector Details
Connector
J1
Function
Connector to the SDP-B
J2
External MCLK input
J3
J10
External bench top voltage supply for the
EVAL-AD7172-2SDZ
External ac-to-dc adapter input for the EVALAD7172-2SDZ, 7 V to 9 V
Analog input terminal block; wired
connection to external source or sensor
External bench top voltage supply option for
AVDD1/AVDD2, IOVDD, and AVSS inputs on
the AD7172-2
Optional header
J13
A0 to A4
Optional header
Analog inputs to ADC
A7
PMOD-compatible header
J5
J6
J9
1
Connector Type
120-way connector,
0.6 mm pitch
Straight PCB mount
SMB/SMA jack
Power socket block, 3pin, 3.81 mm pitch
DC power connectors,
2 mm SMT power jack
Power socket block, 8pin, 3.81 mm pitch
Screw terminal block,
3.81 mm pitch
7-way, 2.54 mm pin
header
7-way, 2.54 mm socket
Straight PCB mount
SMB/SMA jack
6-Pin, single in line
(SIL) header(0.1 inch
pitch)
Stock codes that begin with FEC are for Farnell Electronic Components.
Rev. A | Page 6 of 34
Manufacturer
Hirose
Manufacturer
Number
FX8-120S-SV(21)
TE Connectivity
1-1337482-0
Phoenix
Contact
Lumberg
MC 1.5/3-G-3.81
Not
applicable
FEC3704737
161314
FEC 1243245
Phoenix
Contact
Phoenix
Contact
MC 1.5/8-G-3.81
FEC3704774
1727036
FEC 3704592
Samtec
SSW-107-01-T-S
FEC1803478
Samtec
TE Connectivity
TLW-107-05-G-S
1-1337482-0
Harwin
20-9990646
FEC1668499
Not
applicable
FEC 1022255
Stock Code 1
FEC1324660
EVAL-AD7172-2SDZ User Guide
UG-762
SERIAL INTERFACE
POWER SUPPLIES
The EVAL-AD7172-2SDZ evaluation board connects to the
Blackfin® ADSP-BF527 on the SDP-B via the serial peripheral
interface (SPI). The SPI has four primary signals: the CS, SCLK,
and DIN input signals, and the OUT/RDY output signal.
Power the evaluation board from the ac-to-dc adapter connected
to J5, or from an external bench top supply applied to J3 or J9.
Linear LDOs generate the required voltages from the applied
input voltage (VIN) rail when using J3 or J5. Use J9 to bypass the
on-board regulators. An ADP7118 regulator generates the 5 V
(single supply) and 2.5 V (split supply) supplies for the AVDD1
and AVDD2 rails to the ADC; a second ADP7118 generates
3.3 V for the IOVDD rail. The ADP7104 supplies +5 V for the
SDP-B controller board, as well as +5 V for the ADM660
voltage converter to generate −5 V to supply the ADP7182. The
ADP7182 generates the −2.5 V supply for AVSS when operating
in split supply mode. Each supply is decoupled where it enters the
board and at each device in accordance with the schematics
shown in Figure 24 to Figure 28.
To operate the evaluation board in standalone mode, disconnect
the evaluation board from the SDP-B controller board. Use the
test points to connect the signals to an alternative digital capture
setup or the PMOD-compatible header (A7).
Table 3 shows the various power supply configurations available,
including split supply operation.
Table 3. Power Supply Configurations 1
Configuration
Single Supply
(Regulated)
Input Voltage
Range
7 V to 9 V
Single Supply
(Unregulated)
7 V to 9 V, 5 V, and
3.3 V
Split Supply
(Regulated)
7 V to 9 V
Split Supply
(Unregulated)
+7 V to +9 V,
±2.5 V, and +3.3 V
1
Description
The 7 V to 9 V input is regulated to 5 V for AVDD1/AVDD2 and 3.3 V for IOVDD. This input also
powers the external 5 V reference. See the Single Supply (Regulated) section in the Power Supply
Configurations section.
The input is unregulated and connects directly to AVDD1/AVDD2 and IOVDD from J5. The 7 V to 9 V
input powers the external 5 V reference. See the Single Supply (Unregulated) section in the Power
Supply Configurations section.
The 7 V to 9 V input is regulated to +2.5 V for AVDD1/AVDD2, −2.5 V for AVSS, and +3.3 V for IOVDD. The
7 V to 9 V input powers the external 5 V reference. See the Split Supply (Regulated) section in the
Power Supply Configurations section.
The input is unregulated and connects directly to AVDD1/AVDD2 and IOVDD from J5. The 7 V to 9 V
input powers the external 5 V reference. See the Split Supply (Unregulated) section in the Power Supply
Configurations section.
Only one configuration can be used at a time.
Rev. A | Page 7 of 34
UG-762
EVAL-AD7172-2SDZ User Guide
POWER SUPPLY CONFIGURATIONS
Split Supply (Unregulated)
Single Supply (Regulated)
To set up the EVAL-AD7172-2SDZ evaluation board, use the
following procedure:
There are two available power supply options for the singlesupply (regulated) configuration.
•
•
An ac-to-dc adapter (included) connected to J5. Set LK2
to Position B.
A bench top power supply connected to J3. Set LK2 to
Position A, and ensure that AVSS = AGND = 0 V.
Set all other links and solder links to the default settings, as
outlined in Table 1.
Single Supply (Unregulated)
1.
2.
3.
4.
5.
6.
7.
8.
9.
To set up the evaluation board, use the following procedure:
1.
3.
4.
5.
6.
7.
Move SL2 to Position B and SL5 to Position A.
Connect the two terminals of J9 labeled AGND and AVSS.
Connect 0 V (GND) to J9 at the terminal labeled AGND.
Connect 5 V to J9 at the terminal labeled AVDD.
Connect 3.3 V to J9 at the terminal labeled IOVDD.
Connect the 7 V to 9 V input to J5.
Set all other links and solder links to the default settings, as
outlined in Table 1.
To set up the evaluation board, use the following procedure:
1.
2.
3.
4.
Remove R49 to R51. These links connect AVSS to AGND.
Insert a 0 Ω resistor at R67 and R85.
Set LK1 to Position B, which sets the input to the power
monitor circuitry to work with the lower AVDD1 supply
of 2.5 V.
Connect a bench top power supply to J5 and set LK2 to
Position B.
Set all other links and solder links to the default settings, as
outlined in Table 1.
Set all other links and solder links set to the default settings, as
outlined in Table 1.
ANALOG INPUTS
The primary analog inputs of the EVAL-AD7172-2SDZ
evaluation board can be applied in two separate ways.
•
•
Split Supply (Regulated)
Move SL2, SL3 to Position B and SL5 to Position A.
Remove R49 to R51.
Insert a 0 Ω resistor at R67 and R85.
Connect 0 V (GND) to J9 at the terminal labeled AGND.
Connect 2.5 V to J9 at the terminal labeled AVDD.
Connect −2.5 V to J9 at the terminal labeled AVSS.
Connect 3.3 V to J9 at the terminal labeled IOVDD.
Connect 7 V to 9 V to J5.
Set LK1 to Position B. This sets the input to the power
monitor circuitry to work with the lower AVDD1 supply
of 2.5 V.
J6 connector on the left side of the board
A0 to A4 SMB/SMA footprints on the evaluation board
The analog inputs route directly to the associated analog input
pins on the AD7172-2, provided that the LK8 to LK12 links
(on-board noise test) are removed. The AD717x Eval+ software
is set up to analyze dc inputs to the ADC. The AD7172-2 input
buffers work for dc input signals.
REFERENCE OPTIONS
The EVAL-AD7172-2SDZ evaluation board includes an external
5 V reference, the ADR445. The AD7172-2 includes an internal
2.5 V reference. The default operation is to use the external
reference input, which is set to accept the 5 V ADR445 on the
evaluation board.
Rev. A | Page 8 of 34
EVAL-AD7172-2SDZ User Guide
UG-762
EVALUATION BOARD SOFTWARE INSTALLATION
4.
Install the AD717x Eval+ software before connecting the
evaluation board and the SDP-B board to the USB port of the
PC to ensure that the evaluation system isperly recognized when
connected to the PC.
Select a location to install the software and click Next>>.
Figure 4 shows the default locations displayed when the
dialogue box opens. To select another location click
Browse.
There are two parts to the installation, noted by the following:
1.
2.
AD717x Eval+ software installation
AD717x Eval+ Dependencies installation
a. SDP-B board drivers
b. Ssrc SVG plug-in
c. Microsoft .NET Framework 3.5
INSTALLING THE AD717x Eval+ SOFTWARE
3.
Figure 4. Selecting the Location for Software Installation
5.
A license agreement appears. Read the agreement, select I
accept the License Agreement, and click Next>> (see
Figure 5).
Figure 3. User Account Control Dialog Box
12677-005
2.
Ensure that the SDP-B board is disconnected from the USB
port of the PC and insert the CD into the CD-ROM drive.
Double click the setup.exe file to begin the evaluation
board software installation. The default installation
location for the software is C:\Program Files\Analog
Devices\ AD717x Eval+\.
A dialogue box appears asking for permission to allow the
program to make changes to the PC (See Figure 3). Click Yes.
12677-003
1.
12677-004
To install the AD717x Eval+ software, take the following steps:
Figure 5. Accepting the License Agreement
Rev. A | Page 9 of 34
UG-762
1.
A summary of the installation displays. Click Next>> to
continue (see Figure 6).
Ensure that the SDP-B board is still disconnected from the
USB port of the PC and that all other applications are
closed, and then click Install (see Figure 8).
12677-008
12677-006
6.
EVAL-AD7172-2SDZ User Guide
Figure 6. Reviewing a Summary of the Installation
7.
The message shown in Figure 7 appears when the
installation is complete.
Figure 8. Beginning the Drivers Installation
2.
3.
12677-007
4.
The Ssrc SVG plug-in installs first, then the SDP drivers,
and finally, the .NET Framework 3.5.
If using Windows 8 or Windows 10, see the Installing .NET
Framework 3.5 for Windows 8/Windows 10 section.
To complete the SDP-B drivers installation and close the
installation setup wizard, click Close (see Figure 9).
Figure 7. Installation Complete Window
INSTALLING THE EVAL+ DEPENDENCIES
12677-009
After the installation of the evaluation software is complete, a
welcome window displays to install the Eval+ Dependencies.
Figure 9. Completing the Drivers Setup Wizard
Rev. A | Page 10 of 34
EVAL-AD7172-2SDZ User Guide
Before using the evaluation board, restart the PC (see
Figure 10).
SETTING UP THE SYSTEM FOR DATA CAPTURE
After completing the steps in the Installing the AD717x Eval+
Software section and the Installing the Eval+ Dependencies
section, take the following steps to set up the system for data
capture:
12677-010
5.
UG-762
1.
Figure 10. Restarting the PC
Installing .NET Framework 3.5 for
Windows 8/Windows 10
2.
Windows 8 and Windows 10 have a built in installer for the
.NET Framework 3.5. To run this installer, an internet
connection is required, and administrator privileges can be
required. Contact a system administrator if the following steps
do not work.
When the Eval+ Dependencies installer reaches the .NET
Framework 3.5 installation step, a window appears, as
shown in Figure 11.
Figure 11. Windows 8/Windows 10 .NET Framework 3.5 Installation
12677-012
12677-011
1.
3.
Connect the SDP-B board to the PC and allow the Found
New Hardware Wizard to run. If using Windows XP,
search for the SDP-B drivers and choose to automatically
search for the drivers if prompted by the operating system.
Use the Device Manager to confirm that the board is
properly connecting to the PC.
Access the Device Manager by completing the following
steps:
a. From the Start menu, right-click My Computer and
then click Manage.
b. A dialog box appears asking for permission to allow
the program to make changes to the PC. Click Yes.
c. The Computer Management window appears. Click
Device Manager from the list of System Tools
(see Figure 12).
d. The SDP-B board appears under ADI Development
Tools, indicating that the driver software has installed
and the board is connecting to the PC properly.
Figure 12. Device Manager
2.
Follow the steps shown in the installation wizard to
complete the installation.
3.
If the window shown in Figure 11 does not appear, the
.NET Framework 3.5 may already be installed on the PC.
To confirm that the software is installed, open the Control
Panel > Programs > Programs and Features, and then
select Turn Windows features on or off. In the pop-up
window, find .NET Framework 3.5 and confirm that the
software is enabled.
Rev. A | Page 11 of 34
UG-762
EVAL-AD7172-2SDZ User Guide
4.
LAUNCHING THE SOFTWARE
After completing the steps in the Setting Up the System for Data
Capture section, take the following steps to launch the AD717x
Eval+ software:
1.
12677-015
2.
From the Start menu, click Programs > Analog Devices >
AD717x EVAL+ > AD717x Eval+.
The dialogue box in Figure 13 appears; select AD7172-2
Evaluation Board and click the Select button. The main
window of the software box displays as shown in Figure 16.
The AD717x Eval+ software can also be used without
connecting hardware. Click the Simulation button and the
options shown in Figure 15 appear. This option uses a
software model and allows the AD7172-2, AD7172-4,
AD7173-8, AD7175-2, AD7175-8, AD7176-2, or AD7177-2
to be evaluated.
12677-013
Figure 15. Evaluation Board Selection Simulation
Figure 13. AD7172-2 Evaluation Board Selection
If the EVAL-AD7172-2SDZ evaluation system is not
connected to the USB port via the SDP-B board when the
software is launched, the software displays the dialog box
shown in Figure 14. Connect the evaluation board to the
USB port of the PC; wait a few seconds, click Refresh, and
the option shown in Figure 13 appears.
12677-014
3.
Figure 14. Evaluation Board Selection, No Board Connected
Rev. A | Page 12 of 34
EVAL-AD7172-2SDZ User Guide
UG-762
12677-016
EVALUATION BOARD SOFTWARE OPERATION
Figure 16. Configuration Tab of the AD717x Eval+ Software in Hardware Mode
OVERVIEW OF THE MAIN WINDOW
The main window of the AD717x Eval+ software displays the
significant control buttons and analysis indicators of the
AD717x Eval+ software. This window is divided into five tabs:
Configuration, Waveform, Histogram, Modelled
Performance, and Registers.
CONFIGURATION TAB
Figure 16 shows the Configuration (1) tab when Hardware
mode is selected and Figure 17 shows the Configuration tab
when Simulation mode is selected. The controls highlighted in
Figure 17 are only available in Simulation mode.
Select Product/Evaluation Mode Pane
The Evaluation Mode (2) pane displays the evaluation mode in
use. To switch between modes, click the Select Product…
button, and the dialog box shown in Figure 13 appears.
Tutorial Icon
Click the tutorial icon (3) to open a tutorial and view additional
information on using the AD717x Eval + software.
Functional Block Diagram and Configuration Pop-Up
Buttons
The functional block diagram (4) of the ADC shows each of the
separate functional blocks within the ADC. Click a configuration
button (5) on any of the functional blocks to open the configur-
ation pop-up window for the block selected. Not all blocks have
a configuration button.
Analog and Digital Supply Voltage
The text fields labeled 6, 7, and 14 in Figure 16 and Figure 17
are input fields that are used to take the supply voltage levels
selected for the AD7172-2. Checks are performed to ensure that
the power supply voltage levels entered are within the specified
limits. These power supply voltage levels are also used for the
modelled performance to calculate the power dissipation.
External Reference
The Ext. REF-(V) and Ext. REF+(V) (8) text fields set the
positive and negative external reference voltage values. The
difference of these fields is used to calculate the results for both
the Waveform and Histogram tabs. The evaluation board has
an external 5 V ADR445 reference, which can be bypassed by
removing R32. Change the external reference voltage value in the
external reference text fields to ensure the correct calculation of
results in the Waveform and Histogram tabs.
Register Configuration Summary
Click the Summary (9) button to display the selected configuration
of the AD7172-2, which includes channel configuration,
information on each of the individual setups, as well as
information on any error present.
Rev. A | Page 13 of 34
UG-762
EVAL-AD7172-2SDZ User Guide
Reset ADC
Click the Reset ADC (10) button to perform a software reset of
the AD7172-2. The AD7172-2 does not have a hardware reset
pin. To perform a hard reset, the power must be removed from
the board. The software reset has the same effect as a hard reset.
Menu Bar
The menu bar (11) has three sections: File, Edit, and Help.
File
Three options are available in the File menu: Save, Load, and
Exit.
The Save option allows the user to save register configurations
or waveform data. Register configurations can be saved as a
JavaScript Object Notation (JSON) file or a header file. If the
configuration is only used in the AD717x Eval+ software
environment, it is recommended to use the JSON file setting.
Waveforms are saved as .csv files and the user is prompted to
save the register configuration.
The Load option allows the user to load saved register
configurations or waveform data. To load a header file into the
AD717x Eval+ software, the file must be in the same format as
the file that is saved from the AD717x Eval+ software. The
header file can be used when developing firmware. When
loading the waveform data, the user is prompted to load the
register configuration. This step is so the software can correctly
analyze the data.
Product Selection option performs the same action as the
Select Product button and Reset ADC performs the same
action as the Reset ADC button.
Help
The Help dropdown menu provides links to extra information
about the AD7172-2, which includes links to the product page,
the evaluation board user guide, the datasheet, and the No-OS
Drivers.
Selecting the AD717x Eval+ Tutorial
To open this tutorial, click the tutorial icon (3). For details on
the version of the software, the About option opens a dialog
box displaying the current version of the software and the
relevant licenses.
Status Bar
The status bar (12) displays the busy indicator and status
updates, such as Analysis Completed and Reset Completed
during software use.
Device Error
The Device Error (13) LED icon illuminates when a when an
ADC error is detected or when a cyclic redundancy check
(CRC) error occurs. The CRC functionality on the AD7172-2 is
disabled by default and must be enabled for this indicator to
work. More information on the CRC error can be found in the
Register Configuration Summary section.
Click Exit to close the AD717x Eval+ software.
Edit
There are two options available in the Edit dropdown menu:
Change Product Selection and Reset ADC. The Change
Rev. A | Page 14 of 34
UG-762
12677-017
EVAL-AD7172-2SDZ User Guide
Figure 17. Configuration Tab of the AD717x Eval+ Software in Simulation Mode
External MCLK Frequency
External SCLK Frequency
The Ext. MCLK(Hz) text field (15) sets the external MCLK
frequency. The Ext. MCLK(Hz) control is only visible in the
Configuration tab when an external clock source is selected by
the ADC. The value entered in this field is used by the
functional model shown in the Modelled Performance tab.
The SCLK(Hz) text field (17) sets the external SCLK frequency
for the SPI interface. This text field is only available in
simulation mode to determine if the SCLK frequency is within
the permitted range.
Analog Input Voltage
The input fields shown in the Simulated Input pane (16) are
only available when the AD717x Eval+ software is executed in
simulation mode. These simulated inputs allow the analog input
voltages to be set and can be changed at any time when the
device is in simulation mode.
Rev. A | Page 15 of 34
EVAL-AD7172-2SDZ User Guide
12677-018
UG-762
Figure 18. Waveform Tab of the AD717x Eval+ Software
WAVEFORM TAB
Sample
Figure 18 shows the Waveform tab (18) of the AD717x Eval+
Software.
Click the Sample button (21) to start gathering ADC results.
Results appear in the waveform graph (22).
Sampling Mode
Waveform Graph and Controls
The Sampling Mode control (19) is unrelated to the ADC
mode. This control can be set to capture a defined sample set
(single capture), or continuously gather batches of samples
(repeated capture). The user can also select data logging, which
runs in a similar manner to the repeated capture option;
however, selecting data logging posts the results to a .csv file.
When saving the results, the .csv file prompts the user to save
the register configuration, which is necessary to load the
analysis of the data back into the software
The waveform graph (22) shows each successive sample of the
ADC output. Zoom in on the data using the control toolbar (23).
Click the x-axis and y-axis to change the scales on the graph.
Channel Selection
The channel selection control (24) allows the user to choose
which channels display on the data waveform graph. These
controls only affect the display of the channels and do not have
any effect on the channel settings in the ADC register map.
Noise Analysis Pane
Samples
The Samples text field (20) sets the number of samples gathered
per batch. The Single Capture option selected from the
Sampling Mode dropdown list returns the number of samples
entered in the Samples text field. The Repeated Capture option
continues to return batches of the number entered in the
Samples text field until sampling is stopped by the user.
The Noise Analysis pane (25) displays the results of the noise
analysis for the selected analysis channel; this includes noise
and resolution measurements.
Analysis Channel
The noise analysis dropdown list (26) and histogram graph
show the analysis of the channel selected.
Rev. A | Page 16 of 34
EVAL-AD7172-2SDZ User Guide
UG-762
Display Units and Axis Controls
In the Graph Configuration pane (27), select the Units:
V/mV/uV/nV dropdown menu to select the unit that the data
displays in the graph. This control affects the waveform graph
(22) and the histogram graph (see Figure 19). The axes controls
can be switched between dynamic and fixed. When dynamic
control is selected, the axes automatically adjust to show the entire
range of the ADC results after each batch of samples. When fixed
control is selected, the user can program the ranges of the axes.
These ranges do not automatically adjust after each batch of
samples.
Rev. A | Page 17 of 34
UG-762
EVAL-AD7172-2SDZ User Guide
Histogram Graph and Controls
Figure 19 shows the Histogram tab (28) of the AD717x Eval+
software.
The histogram graph (29) shows the number of times each
sample of the ADC output occurs. The control toolbar (30) in
the histogram graph allows you to zoom in on the data (see
Figure 19). Click the x-axis and y-axis to change the scales on
the graph.
12677-019
HISTOGRAM TAB
Figure 19. Histogram Tab of the AD7172-2 Evaluation Software
Rev. A | Page 18 of 34
UG-762
12677-020
EVAL-AD7172-2SDZ User Guide
Figure 20. Filter Profiles of the AD717x Eval+ Software
MODELLED PERFORMANCE TAB
Filter Rejection
The Modelled Performance tab (31) shows a number of ADC
performance parameters, which are calculated using the ADC
functional model.
The Filter Rejection pane (35) shows the rejection/attenuation
of the digital filter over the rejection bandwidth for f1 and f2 in
decibels. The f1, f2, and Bandwidth values can be changed.
There are three main options in the Modelled Performance
tab: Filter Profile, Filter Step Response, and Timing
Diagram/Power. These options can be selected from the
dropdown list (33). Figure 20 shows this tab when Filter Profile
is selected.
Filter Performance
The Filter Performance pane (36) shows timing information for
the data rate of the selected output. This pane shows the ADC
initial settling time (Tsettle), the first frequency notch (Fnotch),
and the actual sampling frequency (fADC).
Modelled Performance Analysis Channel
The analysis channel dropdown list (32) selects the channel to
be evaluated by the functional model.
Filter Profile Graph
This graph (34) shows the frequency response for the selected
digital filter. The graph controls allows the user to zoom in on
the data. Click the x-axis and y-axis to change the scales on the
graph.
Rev. A | Page 19 of 34
EVAL-AD7172-2SDZ User Guide
12677-021
UG-762
Figure 21. Filter Step Response of the AD717x Eval+ Software
Filter Step Response
Step Response
The Filter Step Response dropdown list (37) allows the user to
switch between the three sections of the Modelled Performance
tab. Figure 21 shows this tab when Filter Step Response is
selected from the dropdown list.
The controls in the Step Response pane (40) provide timing
information for the data rate of the selected output. This pane
shows the actual sampling frequency (fADC), the ADC initial
settling time (Tsettle), and the settling time between
conversions (1/fADC).
Step Response Graph
This graph (38) shows how long the filter takes to settle when
the voltage is stepped from one voltage to the next. For this
analysis, it is assumed the ADC is continuously converting on
only one channel.
Graph Units
Use the controls in the Graph Units pane (41) to switch the step
response between Percentage, Volts, and Codes.
Step Configuration
The controls in the Step Configuration pane (39) allow the
user to set the voltage before and after the step, as well as the
step position. The Step Position text field is set as a percentage
where 0% is 1/fADC and 100 % is 2/fADC.
Rev. A | Page 20 of 34
UG-762
12677-022
EVAL-AD7172-2SDZ User Guide
Figure 22. Timing Diagram/Power of the AD717x Eval+ Software
Timing Diagram/ Power
This dropdown list (42) allows the user to switch between the
three sections of the Modelled Performance tab. Figure 22
shows the tab when Timing Diagram/Power is selected from
the dropdown list.
Estimated Power Consumption
The Estimated Power Consumption pane (43) shows the total
power consumption of the device in the selected configuration,
as well as the current consumption on each of the power supply
rails. Note that the estimated power consumption is for
continuous conversion mode only. No other mode of operation
is supported by this control.
Timing Diagram
The graph shown in the Timing Diagram pane (44) shows the
digital interface timing diagram for the current configuration.
The graph shows the timing for the configuration of the ADC
and the subsequent data reads from the ADC.
Rev. A | Page 21 of 34
EVAL-AD7172-2SDZ User Guide
12677-023
UG-762
Figure 23. Registers Tab of the AD717x Eval+ Software
REGISTERS TAB
Figure 23 shows the Registers tab (45).
Documentation
Register Tree
The Documentation pane (49) contains the documentation for
the register or bit field selected in the register tree.
This register list control (46) shows the full register map in a
tree control format. Each register is shown; click the expand
button next to each register to show all of the bit fields
contained within that register.
Register
The Register pane (47) allows the user to change the individual
bit of the register selected in the register tree by clicking the bits
or by entering the register value directly into the text field on
the right side of the pane.
Bitfields
Save and Load
The Save (50) and Load (51) buttons allow the user to save the
current configuration of the AD7172-2 by saving the register
map settings to a file and loading the settings from the same
file. When using these buttons, the register configurations are
saved and loaded as JSON files.
EXITING THE SOFTWARE
To exit the software, click the close button at the top right
corner of the AD717x Eval+ software.
The Bitfields pane (48) shows the bit fields of the register
selected in the register tree. Change the values in this pane by
using the Setting dropdown lists or by directly entering a value
into the value text fields.
Rev. A | Page 22 of 34
EVAL-AD7172-2SDZ User Guide
UG-762
EVALUATION BOARD SCHEMATICS AND ARTWORK
12677-024
Figure 24. AD7172-2 Schematic
Rev. A | Page 23 of 34
UG-762
EVAL-AD7172-2SDZ User Guide
12677-025
Figure 25. Amplifier Schematic
Rev. A | Page 24 of 34
EVAL-AD7172-2SDZ User Guide
UG-762
12677-026
Figure 26. Power Supply Sequencing Schematic
Rev. A | Page 25 of 34
EVAL-AD7172-2SDZ User Guide
12677-027
UG-762
Figure 27. Regulator Schematic
Rev. A | Page 26 of 34
UG-762
12677-028
EVAL-AD7172-2SDZ User Guide
12677-029
Figure 28. SDP-B Connector Schematic
Figure 29. Top Printed Circuit Board (PCB) Silkscreen
Rev. A | Page 27 of 34
EVAL-AD7172-2SDZ User Guide
12677-030
UG-762
12677-031
Figure 30. Bottom PCB Silkscreen
Figure 31. Layer 1, Component Side
Rev. A | Page 28 of 34
UG-762
12677-032
EVAL-AD7172-2SDZ User Guide
12677-033
Figure 32. Layer 2, Ground Plane
Figure 33. Layer 3, Power/Ground Plane
Rev. A | Page 29 of 34
EVAL-AD7172-2SDZ User Guide
12677-034
UG-762
Figure 34. Layer 4, Solder Side
Rev. A | Page 30 of 34
EVAL-AD7172-2SDZ User Guide
UG-762
ORDERING INFORMATION
BILL OF MATERIALS
Table 4.
Qty.
5
Reference
Designator
A0 to A6
1
2
A7
C1, C17
2
C2, C38
1
C3
2
22
C4, C6
C5, C7,C9, C16,
C24, C25, C29,
C41, C42, C61 to
C63, C65, C66,
C69, C70, C78 to
C82
C10, C11
2
23
5
8
4
3
8
C12 to C14, C18,
C20 to C22, C33,
C34, C37, C40, C44,
C52 to C54, C58,
C60, C72, C73,
C75, C87, C89, C91
C15, C30, C56,
C57, C76
C19, C27, C28,
C55, C59, C83,
C85, C86
C23, C26, C84, C88
C31, C50, C51
4
3
C32, C35, C36,
C39, C48, C49,
C64, C67
C43, C45 to C47,
C71, C77
C68, C74, C90, C92
D2, D6, D16
1
1
1
D4
D5
G16
3
19
G32, G64, G128
GND, GND1 to GND6,
GPIO0, GPIO1, REF+,
REF−, TDIN, TDOUT,
TERR, TCLK, TSYNC,
TXTAL1, TXTAL2,
T\CS
J1
6
1
Description
Straight PCB mount SMB jack, keep
hole clear of solder, do not insert
6-pin SIL header, 0.1 inch pitch
Ceramic capacitor, 6.3 V, X5R, 0603,
4.7 μF
Ceramic capacitor, 50 V, X7R, 0603,
0.1 μF
Ceramic capacitor, 10 V, X5R, 0603,
4.7 μF
Capacitor, 0805, 50 V, X7R, 1 μF
Ceramic capacitor, 0402, do not
insert
Manufacturer
TE Connectivity
Part Number
1-1337482-0
Stock Code
Do not insert
Harwin
Murata
20-9990646
GRM188R60J475K
FEC 1022255
FEC 173-5527
Murata
GRM188R71H104K
FEC 882-0023
KEMET
C0603C475K8PACTU
FEC 157-2625
Murata
Not applicable
GRM21BR71H105KA12L
Not applicable
FEC 1735541
Ceramic capacitor, crystal, 0402, do
not insert
Capacitor ceramic, 16 V, X7R, 0402
Not applicable
Not applicable
Murata
GRM155R71C104K
FEC 881-9742
Capacitor, 6.3 V, 0603, 1 μF
Murata
GRM188R70J105KA01D
FEC 184-5765
Ceramic capacitor, 50 V, C0G/NPO,
0603
AVX Corporation
06035A271JAT2A
FEC 1734627
Ceramic capacitor, 50 V, NPO, 0603
Ceramic capacitor, 16 V, X7R, 0402,
do not insert
Capacitor, MLCC (multilayer
ceramic capacitor) 10 V, X5R, 10 μF,
0603
Capacitor, MLCC, 10 V, X5R, 2.2 μF,
0603
Capacitor, MLCC, 50 V, X7R
LED, red, high intensity (>90 mcd),
0603
LED, green, SMD
Zener diode, 0.5 W, 5.1 V
2-pin header and shorting shunt,
2 mm pitch
2-pin header, 2 mm pitch
Test point, keep hole clear of
solder, do not insert
KEMET
Not applicable
C0603C681J5GACTU
Not applicable
FEC 1414648
TDK Corporation
C1608X5R1A106K080AC
FEC 221-1164
Newark
MC0603X225K100CT
FEC 232-0817
Yageo
Broadcom Limited
2238 586 15623
HSMC-C191
FEC 722170
FEC 855-4528
Osram
Vishay
Harwin
LGQ971
BZT52B5V1-V-GS08
M22-2010205 and
M22-1920005
M22-2010205
Not applicable
FEC 1226372
FEC 1617767
FEC 671915 and
510944
FEC 671915
120-way connector, 0.6 mm pitch
Hirose Electric
Group
FX8-120S-SV(21)
FEC 1324660
Harwin
Not applicable
Rev. A | Page 31 of 34
UG-762
Qty.
1
Reference
Designator
J2
1
1
J3
J4
1
J5
1
J6
1
J7
1
J8
1
J9
1
J10
2
J11, J14
1
J12
1
J13
1
J15
4
L1 to L4
2
LK1, LK2
5
5
LK3 to LK7
LK8 to LK12
1
Q1
1
1
7
1
4
Q2
R1
R2 to R4, R7,
R48, R66, R75
R5, R6, R77
R8, R71
R9 to R13, R27,
R30, R32, R41,
R63, R78, R81 to R84,
R87, R95, R99, R101,
R103, R105, R107,
R111, R114, R117,
R121, R124, R128 to
R131
R14
R15, R17, R18, R24
1
R16
3
2
31
EVAL-AD7172-2SDZ User Guide
Description
Straight PCB mount, SMB jack, keep
hole clear of solder, do not insert
Socket terminal block, 3.81 mm pitch
Screw terminal block, 3.81 mm pitch,
do not insert
DC power connectors, 2 mm pitch,
SMT power jack
8-pin terminal header, 3.81 mm
pitch, vertical
Connector, 3.81 mm pitch, right
angle, do not insert
8-pin screw terminal, 3.81 mm
pitch, vertical, do not insert
Screw terminal block, 3.81 mm
pitch
7-way SSW, 2.54 mm vertical
socket, line up with connector on
surf board
Screw terminal block, 3.81 mm pitch,
do not insert
4-way power socket block, 3.81 mm
pitch
7-way SIP, 2.54 mm through-hole
header, line up with connector on
surf board
4-way power socket block,
3.81 mm pitch
Ferrite bead, 0.3 Ω at dc, 1000 Ω at
100 MHz, 350 mA, 0805
3-pin (3 × 1) header and shorting
block in, 0.1 inch pitch, Position A
2-pin header, 0.1 inch pitch
2-pin header and shorting shunt,
0.1 inch pitch
Diode, MOSFET, negative channel,
30 V, 3.6 A, SOT-23
Transistor, NPN, SOT-23
Resistor, 0603, do not insert
Resistor, 100 kΩ, 0.063 W, 1%, 0603
Manufacturer
TE Connectivity
Part Number
1-1337482-0
Stock Code
Phoenix Contact
Phoenix Contact
MC 1.5/3-G-3.81
1727023
FEC 370-4737
Lumberg
161314
FEC 1243245
Phoenix Contact
MC 1.5/8-G-3.81
FEC 3704774
Phoenix Contact
Phoenix Contact
MC 1.5/4-G-3.81 and
180-3594
1727078
Phoenix Contact
1727036
FEC 370-4592
Samtec
SSW-107-01-T-S
FEC 1803478
Phoenix Contact
MKDS1/4-3.81
Phoenix Contact
MC1.5/4-G-3.81
Samtec
TLW-107-05-G-S
Phoenix Contact
MC1.5/4-G-3.81
TE Connectivity
BMB2A1000LN2
Harwin
Harwin
Harwin
M20-9990346 and
M7566-05
M20-9990246
M20-9990246
Vishay
SI2304DDS-T1-GE3
ON Semiconductor
Not applicable
Newark
MMBT3904LT1G
Not applicable
MC0063W06031100K
FEC 1459100
Resistor, 10 kΩ, 0.063 W, 1%, 0402
Resistor, 1%, 0402
Resistor, 0603 1%, 0R
Newark
Yageo
Newark
MC00625W0402110K
CRCW040210K0FKEAHP
MC0063W06030R
FEC 1358069
FEC 173-8864
FEC 9331662
Resistor, 0402, 1%, 39 kΩ
Resistor, SMD
Newark
Newark
FEC 1358085
FEC 1803137
Resistor, 0402, 1%, 69K8
Newark
MC00625W0402139K
MC 0.0625W 0402 1%
10K2
MC 0.0625W 0402 1%
69K8
Rev. A | Page 32 of 34
FEC 370-4749 and
FEC 370-4920
FEC 1668499
FEC 370-4749 and
FEC 370-4920
FEC 119-3421
FEC 1022249 and
150-411
FEC 1022247
FEC 1022247 and
150-411
FEC 1858939
FEC 9330402
FEC 1803735
EVAL-AD7172-2SDZ User Guide
UG-762
1
Reference
Designator
R19 to R22,
R35 to R38, R40,
R58, R59, R61,
R62, R70, R116
R23
2
R25, R57
Resistor, 0402, 1%, 30k1
Newark
32
Resistor, SMD, 0603, do not insert
Not applicable
4
4
R26, R28, R29,
R31, R33, R56,
R64, R67, R72,
R74, R76, R80,
R85, R86, R88,
R98, R100, R102,
R108 to R110,
R112, R113, R115,
R118 to R120,
R122, R123, R125,
R126, R132
R34, R39, R46, R47
R42 to R45
MC 0.0625W 0402 1%
86K6
MC 0.0625W 0402 1%
30k1
Not applicable
Newark
Yageo
MC0063W0603110R
RC0402JR-1310KL
FEC 9330429
FEC 179-9316
4
2
1
R49 to R52
R53, R65
R54
Newark
Newark
Vishay
MC 0.125W 1206 0R
MC0063W0603110K
CRCW04024K53FKED
FEC 9336974
FEC 9330399
FEC 1151244
1
R55
Resistor, 10 kΩ, 0.063 W, 1%, 0603
Resistor, thick film, 10 kΩ, 62.5 mW,
5%
Resistor, 1206
Resistor, 10 kΩ, 0.063 W, 1%, 0603
Resistor, thick film, 4.53 kΩ, 63 mW,
1%
Resistor, 0402, 1%, 61R9
Newark
FEC 1802915
1
R60
Yageo
1
2
1
1
1
1
1
2
1
1
1
1
1
2
R68
R69, R104
R73
R79
R90
R91
R92
R93, R106
R94
R96
R97
R127
SL1
SL2, SL3
ERA3ARB4751V
ERA3ARB753P
RN73C1E88R7B
RN73C1J121RBTG
Not applicable
RN73C1E2K26B
RN73C1J51R1BTG
CRCW06030000Z0EA
ERA3ARB1131V
MC0063W060311K07
MC0063W060311K02
CRCW06030000Z0EA
MC 0.063W 0603 0R
FEC 209-4611
FEC 171-7620
FEC 173-7900
FEC 114-0465
1
SL4
1
SL5
1
SL8
2
SL9, SL10
1
SL11
1
1
STAR3
U1
Resistor, thick film, 2.4 kΩ, 0603,
100 mW, 1%
Resistor, 0603, 4K75, 0.1%, 0.1 W
Resistor, 0603, 0.1%, 0.1 W, 75 kΩ
Resistor, 88R7, 0.063 W, 0.1%, 0402
Resistor, 121 kΩ, 0.063 W, 0.1%, 0603
Resistor, 0402, do not insert
Resistor, 2K26, 0.063 W, 0.1%, 0402
Resistor, 51R1, 0.063 W, 0.1%, 0603
Resistor, 0603
Resistor, 0603, 1K13, 0.1%, 0.1 W
Resistor, 1K07, 0.063 W, 1%, 0603
Resistor, 1K02, 0.063 W,1%, 0603
Resistor, 0603
2-way resistor link option
2-way solder link, use 0R 0603
resistor, insert link in Position A
3-way solder link, use 0R 0603
resistor, insert link in Position C
2-way solder link, use 0R 0603
resistor, insert link in Position B
4-way solder link, use 0R 0603
resistor, insert link in Position A
3-way solder link, use 0R 0603
resistor, insert link in Position A
4-way solder link, use 0R 0603
resistor, insert link in Position A
Ground link, copper short
Serial EEPROM, 32 kb, I2C
MC 0.0625W 0402 1%
61R9
RC0603FR-072K4L
Qty.
15
Description
Resistor, 0402
Manufacturer
Vishay
Part Number
CRCW04020000Z0ED
Stock Code
FEC 146-9661
Resistor, 0402, 1%, 86K6
Newark
FEC 1803744
Panasonic
Panasonic
TE Connectivity
TE Connectivity
Not applicable
TE Connectivity
TE Connectivity
Vishay
Panasonic
Newark
Newark
Vishay
Newark
Not applicable
FEC 1803699
FEC 1799329
FEC 173-8050
FEC 114-0446
FEC 146-9739
FEC 209-4485
FEC 1170792
FEC 1170789
FEC 146-9739
FEC 9331662
FEC 933-1662
Not applicable
FEC 933-1662
Not applicable
FEC 933-1662
Not applicable
FEC 933-1662
Not applicable
FEC 933-1662
Not applicable
FEC 933-1662
Not applicable
Microchip
Rev. A | Page 33 of 34
Not applicable
24LC32A-I/MS
Not applicable
FEC1331330
UG-762
Qty.
1
Reference
Designator
U2
1
U3
1
U4
1
1
1
U5
U6
U7
1
U8
1
1
U9
U10
1
U11
1
U12
4
1
V1 to V4
Y1
EVAL-AD7172-2SDZ User Guide
Description
Linear regulator, 5 V, 20 V, 500 mA,
ultralow noise, CMOS
Quad voltage monitor and
sequencer
Linear regulator, 8 V, −200 mA, low
noise
ADC
Reference, 5 V, XFET
Linear regulator 2.5 V, ultralow
noise, CMOS
Dual op amp, 5.0 V, ultralow noise,
zero drift, rail-rail input output
(RRIO)
Funnel amplifier, fully differential
Linear regulator 3.3 V, ultralow
noise, CMOS
Voltage converter, switched
capacitor, CMOS
5.0 V ultralow noise, zero-drift,
RRIO, dual op-amp
1206 place holder, do not insert
Crystal, miniature, SMD, 16 MHz,
10 ppm, 9 pF
Manufacturer
Analog Devices,
Inc.
ADI
Part Number
ADP7104ARDZ-5.0
Stock Code
ADP7104ARDZ-5.0
ADM1185ARMZ-1
ADM1185ARMZ-1
ADI
ADP7182AUJZ
ADP7182AUJZ-R7
ADI
ADI
ADI
AD7172-2BRUZ
ADR445BRZ
ADP7118ARDZ-2.5
ADI
ADA4528-2ARMZ
AD7172-2BRUZ
ADR445BRZ
ADP7118ARDZ2.5-R7
ADA4528-2ARMZ
ADI
ADI
AD8475ARMZ
ADP7118ARDZ-3.3
ADI
ADM660ARZ
AD8475ARMZ
ADP7118ARDZ3.3-R7
ADM660ARZ
ADI
ADA4528-2ARMZ
ADA4528-2ARMZ
Not applicable
Epson
Not applicable
FA-20H
FEC 171-2814
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection
circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions
By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions
set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you
have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc.
(“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal,
temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided
for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional
limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term
“Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including
ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may
not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to
promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any
occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board.
Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice
to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO
WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED
TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL
PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF
THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE
AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable
United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of
Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby
submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2015–2018 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
UG12677-0-5/18(A)
Rev. A | Page 34 of 34
工商网监
湘ICP备2023018690号
