IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
IA82527
Serial Communications Controller—CAN Protocol
Data Sheet
IA211080504-11
Page 1 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
Febuary 25, 2015
Copyright 2015 by Innovasic Semiconductor, Inc.
Published by Innovasic Semiconductor, Inc.
3737 Princeton Drive NE, Suite 130, Albuquerque, NM 87107
MILES™ is a trademark Innovasic Semiconductor, Inc.
Intel is a registered trademark of Intel Corporation
IA211080504-11
Page 2 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
TABLE OF CONTENTS
1.
2.
3.
4.
5.
6.
7.
8.
9.
Introduction.............................................................................................................................6
1.1 General Description.......................................................................................................6
1.2 Features .........................................................................................................................7
Packaging, Pin Descriptions, and Physical Dimensions .........................................................8
2.1 Packages and Pinouts ....................................................................................................8
2.1.1 PLCC Package ..................................................................................................9
2.1.2 PLCC Physical Dimensions ............................................................................11
2.1.3 PQFP Package ................................................................................................12
2.1.4 PQFP Physical Dimensions ............................................................................14
2.2 Pin/Signal Descriptions ...............................................................................................15
Maximum Ratings, Thermal Characteristics, and DC Parameters .......................................25
Functional Description..........................................................................................................28
4.1 Hardware Architecture ................................................................................................28
4.1.1 CAN Controller ..............................................................................................29
4.1.2 Message RAM ................................................................................................29
4.1.3 I/O Ports ..........................................................................................................30
4.1.4 Programmable Clock Output ..........................................................................30
4.2 Address Map ...............................................................................................................30
4.3 CAN Message Objects ................................................................................................30
AC Specifications .................................................................................................................33
Innovasic Part Number Cross-Reference..............................................................................53
Errata.....................................................................................................................................54
7.1 Summary .....................................................................................................................54
7.2 Detail ...........................................................................................................................54
Revision History ...................................................................................................................61
For Further Information ........................................................................................................63
IA211080504-11
Page 3 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
LIST OF FIGURES
Figure 1. PLCC Package Diagram ..................................................................................................9
Figure 2. PLCC Physical Dimensions ..........................................................................................11
Figure 3. PQFP Package Diagram ................................................................................................12
Figure 4. PQFP Physical Dimensions ...........................................................................................14
Figure 5. Functional Block Diagram ............................................................................................28
Figure 6. mosi/miso Connection ...................................................................................................29
Figure 7. Mode 0 and Mode 1: General Bus Timing ...................................................................36
Figure 8. Mode 0 and Mode 1: Ready Timing for Read Cycle ...................................................37
Figure 9. Mode 0 and Mode 1: Ready Timing for Write Cycle with No Write Pending ............37
Figure 10. Mode 0 and Mode 1: Ready Timing for Write Cycle with Write Active ...................38
Figure 11. Mode 2: General Bus Timing .....................................................................................41
Figure 12. Mode 3: Asynchronous Operation, Read Cycle .........................................................44
Figure 13. Mode 3: Asynchronous Operation, Write Cycle ........................................................45
Figure 14. Mode 3: Synchronous Operation, Read Cycle Timing ..............................................48
Figure 15. Mode 3: Synchronous Operation, Write Cycle Timing..............................................49
Figure 16. Serial Interface Mode: icp = 0 and cp = 0 ..................................................................52
Figure 17. Serial Interface Mode: icp = 1 and cp = 1 ..................................................................52
Figure 18. Flow chart of software workaround for errata number 6.2 .........................................60
IA211080504-11
Page 4 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
LIST OF TABLES
Table 1. PLCC Pin List .................................................................................................................10
Table 2. PQFP Pin List .................................................................................................................13
Table 3. Pin/Signal Descriptions...................................................................................................15
Table 4. Absolute Maximum Ratings ...........................................................................................25
Table 5. Thermal Characteristics ..................................................................................................25
Table 6. DC Parameters ................................................................................................................26
Table 7. ISO Physical Layer DC Parameters ................................................................................27
Table 8. Address Map ...................................................................................................................31
Table 9. Message Object Structure ...............................................................................................32
Table 10. Mode 0 and Mode 1: General Bus and Ready Timing for 5.0V Operation .................34
Table 11. Mode 0 and Mode 1: General Bus and Ready Timing for 3.3V Operation .................35
Table 12. Mode 2: General Bus Timing for 5.0V Operation .......................................................39
Table 13. Mode 2: General Bus Timing for 3.3V Operation .......................................................40
Table 14. Mode 3: Asynchronous Operation Timing for 5.0V Operation...................................42
Table 15. Mode 3: Asynchronous Operation Timing for 3.3V Operation...................................43
Table 16. Mode 3: Synchronous Operation Timing for 5.0V Operation .....................................46
Table 17. Mode 3: Synchronous Operation Timing for 3.3V Operation .....................................47
Table 18. Serial Interface Mode Timing for 5.0V Operation .......................................................50
Table 19. Serial Interface Mode Timing for 3.3V Operation .......................................................51
Table 20. Innovasic Part Number Cross-Reference ......................................................................53
Table 21. OEM part behavior .......................................................................................................58
Table 22. IA82527 part behavior ..................................................................................................59
Table 23. CAN MESSAGES SENT .............................................................................................59
Table 24. CAN MESSAGES RECEIVED ...................................................................................59
Table 25. Revision History ...........................................................................................................61
IA211080504-11
Page 5 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
1.
Data Sheet
February 25, 2015
Introduction
The Innovasic Semiconductor IA82527 Controller Area Network (CAN) Serial Communications
Controller is a form, fit, and function replacement for the original Intel® 82527 Serial
Communications Controller.
These devices are produced using Innovasic’s Managed IC Lifetime Extension System
(MILES™). This cloning technology, which produces replacement ICs beyond simple
emulations, is designed to achieve compatibility with the original device, including any
“undocumented features.” Please note that there may be some functional differences between the
Innovasic device and the original device and customers should thoroughly test the device in
system to ensure compatibility. Innovasic reports all known functional differences in the Errata
section of this data sheet. Additionally, MILES™ captures the clone design in such a way that
production of the clone can continue even as silicon technology advances.
The IA82527 Serial Communications Controller replaces the obsolete Intel 82527 device,
allowing users to retain existing board designs, software compilers/assemblers, and emulation
tools, thereby avoiding expensive redesign efforts.
1.1
General Description
CAN protocol uses a multi-master CSMA/CR (Carrier Sense, Multiple Access with Collision
Resolution) bus to transfer message objects between network nodes.
The IA82527 support CAN Specification 2.0 Part A and B, standard and extended message
frames, and has the capability to transmit, receive, and perform message filtering on standard and
extended message frames.
The IA82527 can store 15 message objects of 8-byte data length. Each message object can be
configured as either transmit or receive except for message object 15, which is receive-only.
Message object 15 also provides a special acceptance mask designed to filter message identifiers
that are received.
The IA82527 also provides a programmable acceptance mask that allows users to globally mask
any identifier bits of the incoming message. This global mask can be used for both standard and
extended message frames.
The IA82527 is capable of operating at 5.0 or 3.3 volts. This datasheet discusses both modes of
operation. Where applicable, characteristics specific to either 3.3 or 5.0 volt operation are
identified separately throughout this datasheet.
The IA82527 is manufactured in a reliable 5-volt process technology and is available in 44-lead
PLCC or PQFP RoHS packages for the automotive temperature range (-40°C to 125°C).
IA211080504-11
Page 6 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
1.2
Data Sheet
February 25, 2015
Features
The primary features of the IA82527 are as follows:
CAN Protocol Support
– Specification 2.0, Part A and Part B
– Standard ID Data and Remote Frames
– Extended ID Data and Remote Frames
CAN Bus Interface
– Configurable Input Comparator
– Configurable Output Driver
– Programmable Bit Rate
Global Mask, Programmable
– Standard Message Identifier
– Extended Message Identifier
Message Objects
– 14 Transmit/Receive Buffers
– 1 Double Buffered Receive Buffer with Programmable Mask
Flexible Status Interface
CPU Interface Options
– 16-Bit Multiplexed Intel Architecture
– 8-Bit Multiplexed Intel Architecture
– 8-Bit Multiplexed Non-Intel Architecture
– 8-Bit Non-Multiplexed Non-Intel Architecture
– Serial (SPI)
I/O Ports (2)
– 8-Bit
– Bidirectional
Flexible Interrupt Structure
Programmable Clock Output
A detailed description of the IA82527, including the features listed above, is provided in
Chapter 4, Functional Description.
IA211080504-11
Page 7 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
2.
Packaging, Pin Descriptions, and Physical Dimensions
2.1
Packages and Pinouts
The Innovasic Semiconductor IA82527 CAN Serial Communications Controller is available in
the following RoHS packages:
44-Pin Plastic Leaded Chip Carrier (PLCC), equivalent to original Intel PLCC package
44-Pin Plastic Quad Flat Pack (PQFP), equivalent to original Intel QFP package
IA211080504-11
Page 8 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
2.1.1
Data Sheet
February 25, 2015
PLCC Package
The pinout for the PLCC Package is as shown in Figure 1. The corresponding pinout is provided
in Table 1.
Figure 1. PLCC Package Diagram
IA211080504-11
Page 9 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 1. PLCC Pin List
Pin
1
2
3
4
5
6
7
8
9
10
11
Name
vcc
a2/ad2/csas
a1/ad1/cp
a0/ad0/icp
ale/as
rd_n/e
wr_n/wrl_n/r-w_n
cs_n
dsack0_n
wrh_n/p2.7
int_n/p2.6
Pin
12
13
14
15
16
17
18
19
20
21
22
Name
p2.5
p2.4
p2.3
p2.2
p2.1
p2.0
xtal1
xtal2
vss2
rx1
rx0
Pin
23
24
25
26
27
28
29
30
31
32
33
Name
vss1
int_n/vcc/2
tx1
tx0
clkout
ready/miso
reset_n
mode1
ad15/d7/p1.7
ad14/d6/p1.6
ad13/d5/p1.5
IA211080504-11
Page 10 of 63
Pin
34
35
36
37
38
39
40
41
42
43
44
Name
ad12/d4/p1.4
ad11/d3/p1.3
ad10/d2/p1.2
ad9/d1/p1.1
ad8/d0/p1.0
a7/ad7
a6/ad6/sclk
a5/ad5
a4/ad4/mosi
a3/ad3/ste
mode0
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
2.1.2
Data Sheet
February 25, 2015
PLCC Physical Dimensions
The physical dimensions for the PLCC are as shown in Figure 2.
Legend:
Symbol
A
A1
A2
A3
B
c
D
D1
D2
E
E1
E2
n
n1
p
Min
0.1650
0.0200
0.1450
0.042
0.0130
0.0077
0.6850
0.6500
0.582
0.6850
0.6500
0.582
–
–
–
Nom
–
–
–
–
0.0170
–
–
–
–
–
–
–
44
11
0.0500
7°
7°
Max
0.1800
–
0.1600
0.056
0.0210
0.015
0.6950
0.6560
0.638
0.6950
0.6560
0.638
–
–
–
Note: Controlling dimension in inches.
Figure 2. PLCC Physical Dimensions
IA211080504-11
Page 11 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
2.1.3
Data Sheet
February 25, 2015
PQFP Package
The pinout for the PQFP Package is as shown in Figure 3. The corresponding pinout is provided
in Table 2.
Figure 3. PQFP Package Diagram
IA211080504-11
Page 12 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 2. PQFP Pin List
Pin
1
2
3
4
5
6
7
8
9
10
11
Name
wr_n/wrl_n/r-w_n
cs_n
dsack0_n
wrh_n/p2.7
int_n/p2.6
p2.5
p2.4
p2.3
p2.2
p2.1
p2.0
Pin
12
13
14
15
16
17
18
19
20
21
22
Name
xtal1
xtal2
vss2
rx1
rx0
vss1
int_n/vcc/2
tx1
tx0
clkout
ready/miso
Pin
23
24
25
26
27
28
29
30
31
32
33
Name
reset_n
mode1
ad15/d7/p1.7
ad14/d6/p1.6
ad13/d5/p1.5
ad12/d4/p1.4
ad11/d3/p1.3
ad10/d2/p1.2
ad9/d1/p1.1
ad8/d0/p1.0
a7/ad7
IA211080504-11
Page 13 of 63
Pin
34
35
36
37
38
39
40
41
42
43
44
Name
a6/ad6/sclk
a5/ad5
a4/ad4/mosi
a3/ad3/ste
mode0
vcc
a2/ad2/csas
a1/ad1/cp
a0/ad0/icp
ale/as
rd_n/e
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
2.1.4
Data Sheet
February 25, 2015
PQFP Physical Dimensions
The physical dimensions for the PQFP are as shown in Figure 4.
Legend:
Symbol
n
n1
p
A
A2
A1
L
(F)
E
D
E1
D1
c
B
CH
Min
–
–
–
–
–
–
0.019
–
0.478
0.478
0.390
0.390
0.005
0.011
–
5°
5°
0°
Nom
44
11
0.031
–
0.079
0.010
0.025
0.047
0.488
0.488
0.394
0.394
0.007
0.014
0.030
–
–
–
Max
–
–
–
0.096
–
–
0.031
–
0.498
0.498
0.398
0.398
0.009
0.017
–
16°
16°
10°
Note: Controlling dimension in
inches.
Figure 4. PQFP Physical Dimensions
IA211080504-11
Page 14 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
2.2
Data Sheet
February 25, 2015
Pin/Signal Descriptions
Descriptions of the pin and signal functions for the IA82527 Serial Communications Controller
are provided in Table 3.
Several of the IA82527 pins have different functions depending on the operating mode of the
device. Each of the different signals supported by a pin is listed and defined in Table 3, indexed
alphabetically in the first column of the table. Additionally, the name of the pin associated with
the signal as well as the pin numbers for both the PLCC and PQFP packages are provided in the
“Pin” column. If the signal and pin names are the same, no entry is provided in the “Pin-Name”
column.
Table 3. Pin/Signal Descriptions
Pin
Signal
Name
PLCC
PQFP
a0
a1
a0/ad0/icp
a1/ad1/cp
4
42
3
41
a2
a2/ad2/csas
2
40
a3
a3/ad3/ste
43
37
a4
a4/ad4/mosi
42
36
a5
a5/ad5
41
35
a6
a6/ad6/sclk
40
34
a7
a7/ad7
39
33
ad0
ad1
a0/ad0/icp
a1/ad1/cp
4
42
3
41
ad2
a2/ad2/csas
2
40
ad3
a3/ad3/ste
43
37
ad4
a4/ad4/mosi
42
36
ad5
a5/ad5
41
35
ad6
a6/ad6/sclk
40
34
ad7
a7/ad7
39
33
ad8
38
32
ad9
ad8/d0/p1.0
ad9/d1/p1.1
37
31
ad10
ad10/d2/p1.2
36
30
ad11
ad11/d3/p1.3
35
29
ad12
ad12/d4/p1.4
34
28
ad13
ad13/d5/p1.5
33
27
ad14
ad14/d6/p1.6
32
26
ad15
ad15/d7/p1.7
31
25
Description
address bits 7–0. Input. Mode 3. When the IA82527
is configured to operate in the 8-bit non-multiplexed
non-Intel architecture mode (Mode 3), these lines
provide the 8-bit address bus input to the device.
address/data bits 15–0. Input/Output. Mode 1. When
the IA82527 is configured to operate in the 16-bit
multiplexed Intel architecture mode (Mode 1), these
lines provide the 16-bit address bus (input) and the
16-bit data bus (input/output) for the device.
IA211080504-11
Page 15 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 3. Pin/Signal Descriptions (Continued)
Pin
Signal
Name
PLCC
PQFP
Description
ale
ale/as
5
43
address latch enable. Input. Active High. Mode 0 and
Mode 1. When the IA82527 is configured to operate in
either the 8-bit multiplexed Intel architecture mode
(Mode 0) or the 16-bit multiplexed Intel architecture
mode (Mode 1), this signal latches the address into the
device during the address phase of the bus cycle.
as
ale/as
5
43
address strobe. Input. Active High. Mode 2. When
the IA82527 is configured to operate in the 8-bit
multiplexed non-Intel architecture mode (Mode 2), this
signal latches the address into the device during the
address phase of the bus cycle.
If the IA82527 is configured to operate in Mode 3 (8-bit
non-multiplexed non-Intel architecture), this pin must
be tied high.
clkout
clkout
27
21
clock out. Output (push-pull). This output provides a
programmable clock frequency. The frequency is set
via the Clockout Register (1FH) and can range from
the frequency of the xtal (crystal) input to xtal/n, where
n can be an integer value from 2 through 15. This
output allows the IA82527 to clock other devices such
as the host CPU.
For 3.3V operation the crystal or external oscillator
must run at rx1. A dominant level is read when rx1 > rx0.
When the CoBy Bit in the Bus Configuration
Register (2FH) is a 1, input comparison is disabled,
and rx0, which is still connected to the non-inverting
input of the comparator, is the CAN bus line input.
For this configuration, the DcR0 bit of the Bus
Configuration Register must be a 0.
After a cold reset (power on), the default configuration
is the use of both rx0 and rx1 for the CAN bus input.
sclk
a6/ad6/sclk
40
34
serial clock. Input. Serial Interface Mode. The sclk
pin is the serial clock input to the IA82527 (slave
device). The clock signal is provided by the master
device.
IA211080504-11
Page 22 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 3. Pin/Signal Descriptions (Continued)
Pin
Signal
ste
Name
PLCC
PQFP
a3/ad3/ste
43
37
Description
synchronization transmission enable. Input. Serial
interface Mode. The logic level at the ste pin enables
the transmission of the synchronization bytes through
the IA82527 miso pin while the master device
transmits the Address and Control Byte as follows:
When a logic 0 is placed on the ste pin, the
synchronization bytes sent through the miso pin are
00H and 00H.
When a logic 1 is placed on the ste pin, the
synchronization bytes sent through the miso pin are
AAH and 55H.
The IA82527 sends the synchronization bytes after the
cs_n signal has been asserted
tx0
tx0
26
20
tx1
tx1
25
19
Transmit (tx), lines 0 and 1. Output (push-pull). Pins
tx0 and tx1 are the outputs from the IA82527 to the
CAN bus lines.
During a recessive bit, tx0 is high and tx1 is low.
During a dominant bit, tx0 is low and tx1 is high.
VCC
VCC/2
VCC
1
39
Power (VCC). This pin provides power for the IA82527
device. It must be connected to a +5V DC power
source.
int_n/ VCC/2
24
18
Reference Voltage, ISO Physical Layer (VCC/2).
Output. The VCC/2 pin provides a reference voltage for
the ISO low-speed physical layer:
2.38V DC (minimum) to 2.60V DC (maximum)
(VCC = +5.0V; IOUT ≤ 75 μA)
1.46V DC (minimum) to 1.688V DC (maximum)
(VCC = +3.3V; IOUT ≤ 75 μA)
This pin only functions as VCC/2 when the MUX bit of
the CPU Interface Register (02H) is 1.
VSS1
VSS1
23
17
Ground, Digital (VSS1). This pin provides the digital
ground (0V) for the IA82527. It must be connected to
a VSS board plane.
VSS2
VSS2
20
14
Ground, Analog (VSS2). This pin provides the ground
(0V) for the IA82527 analog comparator. It must be
connected to a VSS board plane.
wr_n
wr_n/wrl_n/r-w_n
7
1
write. Input. Active Low. Mode 0. When wr_n is
asserted (low), it signals a write cycle.
IA211080504-11
Page 23 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 3. Pin/Signal Descriptions (Continued)
Pin
Signal
Name
PLCC
PQFP
Description
wrh_n
wrh_n/p2.7
10
4
write high byte. Input. Active Low. Mode 1. When
wrh_n is asserted (low), it signals a write cycle for the
high byte of data (bits 15–8).
wrl_n
wr_n/wrl_n/r-w_n
7
1
write low byte. Input. Active Low. Mode 1. When
wrl_n is asserted (low), it signals a write cycle for the
low byte of data (bits 7–0).
xtal1
xtal1
18
12
Crystal (xtal) 1. Input. The xtal1 pin is the input
connection for an external crystal that drives the
IA82527 internal oscillator. (When an external crystal
is used, it is connected between this pin and the xtal2
pin—see next table entry.)
If an external oscillator or clock source is used to drive
the IA82527 instead of a crystal, the xtal1 pin is the
input for this clock source.
xtal2
xtal2
19
13
Crystal (xtal) 2. Output (push-pull). The xtal2 pin is
the output connection for an external crystal that drives
the IA82527 internal oscillator. (When an external
crystal is used, it is connected between this pin and
the xtal1 pin—see previous table entry.)
If an external oscillator or clock source is used to drive
the IA82527 instead of a crystal, xtal2 must be left
unconnected (i.e., must be floated). Additionally, the
xtal2 output must not be used as a clock source for
other system components.
IA211080504-11
Page 24 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
3.
Data Sheet
February 25, 2015
Maximum Ratings, Thermal Characteristics, and DC Parameters
For the Innovasic Semiconductor IA82527 Serial Communications Controller, the absolute
maximum ratings, thermal characteristics, and DC parameters are provided in Tables 4
through 6, respectively.
Additionally, the DC parameters of the ISO Physical Layer are provided in Table 7.
Table 4. Absolute Maximum Ratings
Parameter
Storage Temperature
Case Temperature under Bias
Supply Voltage with Respect to Vss
Voltage on Pins other than Supply with Respect to Vss
Rating
−55°C to +150°C
−40°C to +125°C
−0.3V to +7.0V
−0.3V to VDD +0.3V
Table 5. Thermal Characteristics
Symbol
TA
PD
ΘJa
TJ
Characteristic
Ambient Temperature
Power Dissipation
44-Pin PLCC Package
44-Pin PQFP Package
Average Junction Temperature
Value
-40°C to 125°C
MHz ICC V/1000
30
38.4
TA + (PD ΘJa)
IA211080504-11
Page 25 of 63
Units
°C
W
°C/W
°C
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 6. DC Parameters
Symbol
VCC
VIL
Parameter
Supply Voltage
Voltage, Input Low
Min
3.0
–
Max
5.5
0.8
Units
V
V
VIL1
Voltage, Input Low
–
0.3*VCC
V
VIH
Voltage, Input High
2.4
–
V
VIH1
Voltage, Input High
0.7* VCC
–
V
VOL
Voltage, Output Low
–
0.45
V
VOH
Voltage, Output High
VCC − 0.8
–
V
ILEAK
CIN
ICC
Input Leakage Current
Pin Capacitance
Supply Current
–
–
–
±10
10
3
μA
pF
mA/MHz
ISLEEP-E
ISLEEP-D
IPD
Sleep Current
Sleep Current
Power-Down Current
–
–
–
800
150
25
μA
IA211080504-11
Page 26 of 63
Notes
–
All pins except XTAL1, rx0 for
comparator bypass mode
XTAL1, rx0 for comparator
bypassed
reset_n hysteresis = 200mV
All pins except XTAL1, rx0 for
comparator bypass mode
XTAL1, rx0 for comparator
bypassed
ISO Physical Layer DC
Parameters (see Table 7). All pins
except tx0, tx1, XTAL2 ,
IOL = 1.6 mA.
ISO Physical Layer DC
Parameters tx0, tx1, XTAL2 (see
Table 7). CLKOUT IOH = −80 μA.
All other IOH pins = −200 μA.
VSS < VIN < VCC
fCRYSTAL = 1 KHz
fCRYSTAL = 16 MHz, all pins are
driven to VSS or VCC
VCC/2 enabled, no load
VCC/2 disabled
xtal1 clocked, all pins driven to VSS
or VCC
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 7. ISO Physical Layer DC Parameters
Signal
rx0 & rx1,
tx0 & tx1
VCC/2
Parameter
Input Voltage
Common Mode Range
Differential Input Threshold
Delay 1:
receive comparator input delay +
tx0/tx1 output delay
Delay 2:
rx0 pin delay (comparator
bypassed) +
tx0/tx1 output delay
Source Current on tx0, tx1
Sink Current on tx0, tx1
Input Hysteresis for rx0/rx1
Reference Voltage
Min
−0.5
Vss + 1.0
±100
–
Max
VCC + 0.5
VCC − 1.0
–
60 (@5.0V)
Units
V
V
mV
ns
110 (@3.3V)
ns
Notes
–
–
–
Load on tx0/tx1 = 100 pF,
rx0/rx1 differential = +100
mV to −100 mV
–
50 (@5.0V)
ns
Load on tx0/tx1 = 100 pF
−10
10
–
2.38
1.46
60 (@3.3V)
–
–
0
2.62
1.688
ns
mA
mA
V
V
V
VOUT = VCC − 1.0 V
VOUT = 1.0 V
–
IOUT ≤ 75 μA, VCC = 5.0 V
IOUT ≤ 75 μA, VCC = 3.3 V
All ratings listed are for the temperature range TA = −40°C to +125°C (VCC = 5V ± 10%) or (VCC = 3.0 -3.6V).
IA211080504-11
Page 27 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
4.
Functional Description
4.1
Hardware Architecture
Data Sheet
February 25, 2015
A block diagram of the IA82527 CAN Serial Communications Controller is shown in Figure 5.
The primary architectural features of the device are as follows:
CAN Controller
Message RAM
CPU Interface
I/O Ports
Programmable Clock Output
These features are briefly described in the following subsections.
mode0
mode1
}
Mode
Select
clkout
Address/Data Bus
Programmable
Clock
Control Bus
Port 1 I/O
Receive {
Port
1
CAN
Controller
CPU Interface
Port 2 I/O
Transmit
Internal
Port
2
rx0
rx1
{
tx0
tx1
Message
RAM
Registers
mosi
miso
Serial Interface
Figure 5. Functional Block Diagram
IA211080504-11
Page 28 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
4.1.1
Data Sheet
February 25, 2015
CAN Controller
The CAN Controller block of the IA82527 supports the interface to the CAN Bus via the rx0,
rx1, tx0, and tx1 lines. The CAN Controller manages the transceiver logic, error management
logic, and the message objects, controlling the data stream between the Message RAM (parallel
data) and the CAN Bus (serial data).
4.1.2
Message RAM
The Message RAM block of the IA82527 provides the interface buffer between the system CPU
and the CAN Bus. The IA82527 Message RAM provides storage for 15 message objects of
8-byte data length. The Message RAM is Dual Port RAM allowing the CPU and the CAN
controller simultaneous access to the Message RAM.
4.1.3
CPU Interface
The IA82527 is can be interfaced to many commonly used microcontrollers. There are four
parallel interface options and a serial interface option.
Different interface options, or modes, are selected using interface mode pins, mode1 and mode0.
The parallel interface modes that can be selected are as follows:
8-bit Intel multiplexed address and data buses
16-bit Intel multiplexed address and data buses
8-bit non- Intel multiplexed address and data buses
8-bit non-multiplexed address and data buses
The serial interface mode is fully compatible with the Motorola® SPI protocol and will interface
to most commonly used serial interfaces. The serial interface is implemented in slave mode
only, and responds to the master using the specially designed serial interface protocol. The serial
interface mode interconnection scheme is shown in Figure 6.
CPU
(Master)
MOSI
mosi
MISO
miso
SCLK
sclk
IA82527
(Slave)
cs_n
CS
Figure 6. mosi/miso Connection
IA211080504-11
Page 29 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
4.1.3
Data Sheet
February 25, 2015
I/O Ports
The IA82527 contains two 8-bit General Purpose Input Output (GPIO) ports. Each GPIO port is
selectable or programmable as either an input or an output. CPU interface modes may use some
of the GPIO pins or signals, precluding their use as GPIO. Six bits of GPIO Port 2 (p2.5 to p2.0)
are always available as GPIO. GPIO Port 2 bits 6 and 7 (p2.6 and p2.7) have alternate functions
as the alternate source for int_n and as the wrh_n input for CPU mode 2 and may be available as
GPIO depending on the CPU mode. GPIO Port 1 is available for use as GPIO in CPU
modes 0, 2, and SPI and is not available in CPU modes 1 and 3.
4.1.4
Programmable Clock Output
Using an oscillator, clock divider register, and a driver circuit, the IA82527 provides a
programmable clock output. The output frequency range available is from the external crystal
frequency to that frequency divided by 15. The clock output allows the IA82527 to drive other
devices such as the host CPU. The slew rate of the clkout signal is selectable via the CLKOUT
Register (1FH).
4.2
Address Map
The IA82527 includes 256 8-bit locations that provide device configuration registers and
message storage. The address map is shown in Table 8.
4.3
CAN Message Objects
Each CAN message object has a unique identifier and can be configured as either transmit or
receive, except for message object 15. Message object 15 is a double-buffered receive-only
buffer with a special mask design to allow select groups of different message identifiers to be
received. Each message object contains registers for control and status bits.
All message objects have separate transmit and receive interrupts and status bits that allow the
host CPU to determine when a message frame has been sent or received. The IA82527
implements a global masking feature that allows the user to globally mask any identifier bits of
the incoming message. This mask is programmable, which permits application-specific message
identification.
The Message Object Structure is shown in Table 9.
IA211080504-11
Page 30 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 8. Address Map
Address
00H
01H
02H
03H
04–05H
06–07H
08–0BH
0C-0FH
10–1EH
1FH
20–2EH
2FH
30–3EH
3FH
40–4EH
4FH
50–5EH
5FH
60–6EH
6FH
70H–7EH
7FH
80–8EH
8FH
90–9EH
9FH
A0–AEH
AFH
B0–BEH
BFH
C0–CEH
CFH
D0–DEH
DFH
E0–EEH
EFH
F0–FEH
FFH
Register/Message
Control Register
Status Register
CPU Interface Register
Reserved
High-Speed Read Register
Global Mask—Standard
Global Mask—Extended
Message 15 Mask
Message 1
CLKOUT Register
Message 2
Bus Configuration Register
Message 3
Bit Timing Register 0
Message 4
Bit Timing Register 1
Message 5
Interrupt Register
Message 6
Reserved
Message 7
Reserved
Message 8
Reserved
Message 9
P1CONF Register
Message 10
P2CONF Register
Message 11
P1IN Register
Message 12
P2IN Register
Message 13
P1OUT Register
Message 14
P2OUT Register
Message 15
Serial Reset Address Register
IA211080504-11
Page 31 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 9. Message Object Structure
Offset
(Base Address +n)
+0
+1
+2
+3
+4
+5
+6
+7
+8
+9
+10
+11
+12
+13
+14
Message Component
Control Register 0
Control Register 1
Arbitration Register 0
Arbitration Register 1
Arbitration Register 2
Arbitration Register 3
Message Configuration Register
Data Byte 0
Data Byte 1
Data Byte 2
Data Byte 3
Data Byte 4
Data Byte 5
Data Byte 6
Data Byte 7
IA211080504-11
Page 32 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
5.
Data Sheet
February 25, 2015
AC Specifications
The AC characteristics of the IA82527 are provided in the figures and tables of this chapter.
The IA82527 can be configured to operate in the following parallel and serial CPU interface
modes:
Mode 0: 8-Bit Multiplexed Intel Architecture
Mode 1: 16-Bit Multiplexed Intel Architecture
Mode 2: 8-Bit Multiplexed Non-Intel Architecture
Mode 3: 8-Bit Non-Multiplexed Non-Intel Architecture
Serial Interface Mode
The AC characteristics of these modes in operation are provided as follows:
Mode 0 and Mode 1: General Bus Timing (Tables 10 and 11/Figure 7)
Mode 0 and Mode 1: Ready Timing for Read Cycle (Table 10 and 11/Figure 8)
Mode 0 and Mode 1: Ready Timing for Write Cycle with No Write Pending (Table 10
and 11/Figure 9)
Mode 0 and Mode 1: Ready Timing for Write Cycle with Write Pending (Table 10 and
11/Figure 10)
Mode 2: General Bus Timing (Table 12 and 13/Figure 11)
Mode 3: Asynchronous Operation, Read Cycle (Table 14 and 15/Figure 12)
Mode 3: Asynchronous Operation, Write Cycle (Table 14 and 15/Figure 13)
Mode 3: Synchronous Operation, Read Cycle (Table 16 and 17/Figure 14)
Mode 3: Synchronous Operation, Write Cycle (Table 16 and 17/Figure 15)
Serial Interface Mode: icp = 0 and cp = 0 (Table 18 and 19/Figure 16)
Serial Interface Mode: icp = 1 and cp = 1 (Table 18 and 19/Figure 17)
IA211080504-11
Page 33 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 10. Mode 0 and Mode 1: General Bus and Ready Timing for 5.0V Operation
Symbol
1/tXTAL
1/tSCLK
1/tMCLK
tAVLL
tLLAX
tLHLL
tLLRL
tCLLL
tQVWH
tWHQX
tWLWH
tWHLH
tWHCH
tRLRH
tRLDV
tRLDV1
tRLDV1
tRHDZ
tCLYV
tWLYZ
HYZ
tRLYZ
tRLYZ
tWHDV
tCOPO
tCHCL
Parameter
Oscillator Frequency
System Clock Frequency
Memory Clock Frequency
Address Valid to ale Low
Address Hold after ale Low
ale High Time
ale Low to rd_n Low
cs_n Low to ale Low
Data Setup to wr_n or wrh_n High
Input Data Hold after wr_n or wrh_n High
wr_n or wrh_n Pulse Width
wr_n or wrh_n High to Next ale High
wr_n or wrh_n High to cs_n High
rd_n Pulse Width. This time is long enough to initiate a double
read cycle by loading the High Speed Registers (04H, 05H), but is
too short to read from 04H and 05H (see tRLDV).
rd_n Low to Data Valid (only for Registers 02H, 04H, 05H)
rd_n Low Data to Data Valid (for all Registers except 02H, 04H,
05H) for Read Cycle without a Previous Writea
rd_n Low Data to Data Valid (for all Registers except 02H, 04H,
05H) for Read Cycle with a Previous Write
Data Float after rd_n High
cs_n Low to ready Setup (Load Capacitance on the ready Output
= 50 pF, VOL = 1.0 V)
cs_n Low to ready Setup (Load Capacitance on the ready Output
= 50 pF, VOL = 0.45 V)
wr_n or wrh_n Low to ready Float for a Write Cycle if No Previous
Write is Pending
End of Last Write to ready Float for a Write Cycle if a Previous
Write Cycle is Activeb
rd_n Low to ready Float (for all registers except 02H, 04H, 05H)
for Read Cycle without a Previous Writea
rd_n Low to ready Float (for all registers except 02H, 04H, 05H)
for Read Cycle with a Previous Write
wr_n or wrh_n High to Output Data Valid on Port 1 or Port 2
clkout Period (CDV is the value loaded in the CLKOUT Register
representing the clkout divisor)
clkout High Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
Minimum
8 MHz
4 MHz
2 MHz
7.5 ns
10 ns
30 ns
20 ns
10 ns
27 ns
10 ns
30 ns
8 ns
0 ns
40 ns
Maximum
16 MHz
10 MHz
8 MHz
–
–
–
–
–
–
–
–
–
–
–
0 ns
–
0 ns
–
55 ns
1.5 tMCLK +
100 ns
3.5 tMCLK +
100 ns
45 ns
32 ns
–
40 ns
–
145 ns
–
2 tMCLK +
100 ns
2 tMCLK +
100 ns
4 tMCLK +
100 ns
2 tMCLK +
500 ns
–
–
–
–
tMCLK
(CDV + 1)
tOSC
(CDV + 1) (CDV + 1)
½ tOSC – 10 ½ tOSC + 15
aA
“Read Cycle without a Previous Write” is where a read cycle follows a write cycle and there is greater
than 2tMCLK between the rising edge of wr_n or wrh_n and the falling edge of rd_n.
bA “Previous Write Cycle is Active” is where the rising edge of wr_n or wrh_n for the second write is less
than 2tMCLK after the rising edge of wr_n or wrh_for the first write.
IA211080504-11
Page 34 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 11. Mode 0 and Mode 1: General Bus and Ready Timing for 3.3V Operation
Symbol
1/tXTAL
1/tSCLK
1/tMCLK
tAVLL
tLLAX
tLHLL
tLLRL
tCLLL
tQVWH
tWHQX
tWLWH
tWHLH
tWHCH
tRLRH
tRLDV
tRLDV1
tRLDV1
tRHDZ
tCLYV
tWLYZ
HYZ
tRLYZ
tRLYZ
tWHDV
tCOPO
tCHCL
Parameter
Oscillator Frequency
System Clock Frequency
Memory Clock Frequency
Address Valid to ale Low
Address Hold after ale Low
ale High Time
ale Low to rd_n Low
cs_n Low to ale Low
Data Setup to wr_n or wrh_n High
Input Data Hold after wr_n or wrh_n High
wr_n or wrh_n Pulse Width
wr_n or wrh_n High to Next ale High
wr_n or wrh_n High to cs_n High
rd_n Pulse Width. This time is long enough to initiate a double
read cycle by loading the High Speed Registers (04H, 05H), but is
too short to read from 04H and 05H (see tRLDV).
rd_n Low to Data Valid (only for Registers 02H, 04H, 05H)
rd_n Low Data to Data Valid (for all Registers except 02H, 04H,
05H) for Read Cycle without a Previous Writea
rd_n Low Data to Data Valid (for all Registers except 02H, 04H,
05H) for Read Cycle with a Previous Write
Data Float after rd_n High
cs_n Low to ready Setup (Load Capacitance on the ready Output
= 50 pF, VOL = 1.0 V)
cs_n Low to ready Setup (Load Capacitance on the ready Output
= 50 pF, VOL = 0.45 V)
wr_n or wrh_n Low to ready Float for a Write Cycle if No Previous
Write is Pending
End of Last Write to ready Float for a Write Cycle if a Previous
Write Cycle is Activeb
rd_n Low to ready Float (for all registers except 02H, 04H, 05H)
for Read Cycle without a Previous Writea
rd_n Low to ready Float (for all registers except 02H, 04H, 05H)
for Read Cycle with a Previous Write
wr_n or wrh_n High to Output Data Valid on Port 1 or Port 2
clkout Period (CDV is the value loaded in the CLKOUT Register
representing the clkout divisor)
clkout High Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
Minimum
8 MHz
4 MHz
2 MHz
7.5 ns
10 ns
30 ns
20 ns
10 ns
27 ns
10 ns
30 ns
8 ns
0 ns
40 ns
Maximum
16 MHz
10 MHz
8 MHz
–
–
–
–
–
–
–
–
–
–
–
0 ns
–
0 ns
–
75 ns
1.5 tMCLK +
100 ns
3.5 tMCLK +
100 ns
50 ns
32 ns
–
40 ns
–
145 ns
–
2 tMCLK +
100 ns
2 tMCLK +
100 ns
4 tMCLK +
100 ns
2 tMCLK +
500 ns
–
–
–
–
tMCLK
(CDV + 1)
tOSC
(CDV + 1) (CDV + 1)
½ tOSC – 10 ½ tOSC + 15
aA
“Read Cycle without a Previous Write” is where a read cycle follows a write cycle and there is greater
than 2tMCLK between the rising edge of wr_n or wrh_n and the falling edge of rd_n.
bA “Previous Write Cycle is Active” is where the rising edge of wr_n or wrh_n for the second write is less
than 2tMCLK after the rising edge of wr_n or wrh_for the first write.
IA211080504-11
Page 35 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 7. Mode 0 and Mode 1: General Bus Timing
IA211080504-11
Page 36 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 8. Mode 0 and Mode 1: Ready Timing for Read Cycle
Figure 9. Mode 0 and Mode 1: Ready Timing for Write Cycle with No Write Pending
IA211080504-11
Page 37 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 10. Mode 0 and Mode 1: Ready Timing for Write Cycle with Write Active
IA211080504-11
Page 38 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 12. Mode 2: General Bus Timing for 5.0V Operation
Symbol
1/tXTAL
1/tSCLK
1/tMCLK
tAVSL
tSLAX
tELDZ
tEHDV
tQVEL
tELQX
tELDV
tEHEL
tELEL
tSHSL
tRSEH
tSLEH
tCLSL
tELCH
tCOPD
tCHCL
Parameter
Minimum
Maximum
Oscillator Frequency
8 MHz
16 MHz
System Clock Frequency
Memory Clock Frequency
Address Valid to as Low
Address Hold after as Low
Data Float after e Low
e High to Data Valid for Registers 02H, 04H, 05H
e High to Data Valid (all Registers except for 02H, 04H,
05H) for Read Cycle without a Previous Writea
e High to Data Valid (all Registers except for 02H, 04H,
05H) for Read Cycle with a Previous Write
Data Setup to e Low
Input Data Hold after e Low
e Low to Output Data Valid on Port 1/2
e High Time
End of previous write (Last E Low) to E Low for Write
Cycle
as High Time
Setup Time of r-w_n to e High
as Low to e High
cs_n Low to as Low
e Low to cs_n High
clkout Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
clkout High Period (CDV is the value loaded in the
CLKOUT Register representing the clkout divisor)
4 MHz
2 MHz
7.5 ns
10 ns
0 ns
0 ns
10 MHz
8 MHz
–
–
45 ns
45 ns
1.5 tmclk + 100
ns
3.5 tmclk + 100
ns
–
–
2 tmclk + 500 ns
–
–
30 ns
20 ns
tmclk
45 ns
2 tmclk
–
–
–
–
–
30 ns
30 ns
20 ns
20 ns
0 ns
(CDV + 1) tOSC
(CDV + 1) ½
tOSC – 10
(CDV + 1) ½
tOSC + 15
aA
“Read Cycle without a Previous Write” is where a read cycle follows a write cycle and where
the falling edge of e for the write and the rising edge of e for the read are separated by at least
2 tMCLK.
IA211080504-11
Page 39 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 13. Mode 2: General Bus Timing for 3.3V Operation
Symbol
1/tXTAL
1/tSCLK
1/tMCLK
tAVSL
tSLAX
tELDZ
tEHDV
tQVEL
tELQX
tELDV
tEHEL
tELEL
tSHSL
tRSEH
tSLEH
tCLSL
tELCH
tCOPD
tCHCL
Parameter
Minimum
Maximum
Oscillator Frequency
8 MHz
16 MHz
System Clock Frequency
Memory Clock Frequency
Address Valid to as Low
Address Hold after as Low
Data Float after e Low
e High to Data Valid for Registers 02H, 04H, 05H
e High to Data Valid (all Registers except for 02H, 04H,
05H) for Read Cycle without a Previous Writea
e High to Data Valid (all Registers except for 02H, 04H,
05H) for Read Cycle with a Previous Write
Data Setup to e Low
Input Data Hold after e Low
e Low to Output Data Valid on Port 1/2
e High Time
End of previous write (Last E Low) to E Low for Write
Cycle
as High Time
Setup Time of r-w_n to e High
as Low to e High
cs_n Low to as Low
e Low to cs_n High
clkout Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
clkout High Period (CDV is the value loaded in the
CLKOUT Register representing the clkout divisor)
4 MHz
2 MHz
7.5 ns
10 ns
0 ns
0 ns
10 MHz
8 MHz
–
–
45 ns
45 ns
1.5 tmclk + 100
ns
3.5 tmclk + 100
ns
–
–
2 tmclk + 500 ns
–
–
30 ns
20 ns
tmclk
45 ns
2 tmclk
–
–
–
–
–
30 ns
30 ns
20 ns
20 ns
0 ns
(CDV + 1) tOSC
(CDV + 1) ½
tOSC – 10
(CDV + 1) ½
tOSC + 15
aA
“Read Cycle without a Previous Write” is where a read cycle follows a write cycle and where
the falling edge of e for the write and the rising edge of e for the read are separated by at least
2 tMCLK.
IA211080504-11
Page 40 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 11. Mode 2: General Bus Timing
IA211080504-11
Page 41 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 14. Mode 3: Asynchronous Operation Timing for 5.0V Operation
Symbol
1/tXTAL
1/tSCLK
1/tMCLK
tAVCL
tCLDV
tKLDV
tCHDV
tCHDH
tCHDZ
tCHKH1
tCHKH2
tCHKZ
tCHCL
tCHAI
tCHRI
tCLCH
tDVCH
tCLKL
tCHKL
tCOPD
tCHCL
Parameter
Oscillator Frequency
System Clock Frequency
Memory Clock Frequency
Address or r-w_n Valid to cs_n Low Setup
cs_n Low to Data Valid (for High-Speed Registers 02H, 04H,
and 05H)
cs_n Low to Data Valid (for Low-Speed Registers) Read
Cycle without Previous Writea
cs_n Low to Data Valid (for Low-Speed Registers) Read
Cycle with Previous Write
dsack0_n Low to Output Data Valid (for High-Speed Read
Registers)
dsack0_n Low to Output Data Valid (for Low-Speed Read
Registers)
Input Data Hold after cs_n High
Output Data Hold after cs_n High
cs_n High to Output Data Float
cs_n High to dsack0_n = 2.4V (an on-chip pull-up will drive
dsack0_n to approximately 2.4V; an external pull-up is
required to drive this signal to a higher voltage)
cs_n High to dsack0_n = 2.8V
Minimum
8 MHz
4 MHz
2 MHz
3 ns
0 ns
Maximum
16 MHz
10 MHz
8 MHz
–
55 ns
0 ns
–
1.5 tMCLK +
100 ns
3.5 tMCLK +
100 ns
23 ns
0 ns
–
15 ns
0 ns
–
0 ns
–
–
35 ns
55 ns
–
150 ns
cs_n High to dsack0_n Float
cs_n Width between Successive Cycles
cs_n High to Address Invalid
cs_n High to r-w_n Invalid
cs_n Width Low
CPU Write Data Valid to cs_n High
cs_n Low to dsack0_n Low (for High- and Low-Speed
Registers) Write Cycle without Previous Write
End of Previous Write (cs_n High) to dsack0_n Low for a
Write Cycle with a Previous Writeb
clkout Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
clkout High Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
0 ns
25 ns
7 ns
5 ns
65 ns
20 ns
0 ns
100 ns
–
–
–
–
–
67 ns
0 ns
2 tMCLK + 145
ns
0 ns
(CDV + 1) tOSC
(CDV + 1)
½ tOSC – 10
(CDV + 1) ½
tOSC + 15
aA
“Read Cycle without Previous Write” is where a read cycle follows a write cycle and where the rising
edge of cs_n for the write and the falling edge of cs_n for the read are separated by at least 2 tMCLK.
bA “Write Cycle with a Previous Write” is a write cycle following a previous write cycle where the rising
edge of cs_n for the first write and the rising edge of cs_n for the second write are separated by at least
2 tMCLK.
IA211080504-11
Page 42 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 15. Mode 3: Asynchronous Operation Timing for 3.3V Operation
Symbol
1/tXTAL
1/tSCLK
1/tMCLK
tAVCL
tCLDV
tKLDV
tCHDV
tCHDH
tCHDZ
tCHKH1
tCHKH2
tCHKZ
tCHCL
tCHAI
tCHRI
tCLCH
tDVCH
tCLKL
tCHKL
tCOPD
tCHCL
Parameter
Oscillator Frequency
System Clock Frequency
Memory Clock Frequency
Address or r-w_n Valid to cs_n Low Setup
cs_n Low to Data Valid (for High-Speed Registers 02H, 04H,
and 05H)
cs_n Low to Data Valid (for Low-Speed Registers) Read
Cycle without Previous Writea
cs_n Low to Data Valid (for Low-Speed Registers) Read
Cycle with Previous Write
dsack0_n Low to Output Data Valid (for High-Speed Read
Registers)
dsack0_n Low to Output Data Valid (for Low-Speed Read
Registers)
Input Data Hold after cs_n High
Output Data Hold after cs_n High
cs_n High to Output Data Float
cs_n High to dsack0_n = 2.4V (an on-chip pull-up will drive
dsack0_n to approximately 2.4V; an external pull-up is
required to drive this signal to a higher voltage)
cs_n High to dsack0_n = 2.8V
Minimum
8 MHz
4 MHz
2 MHz
3 ns
0 ns
Maximum
16 MHz
10 MHz
8 MHz
–
60 ns
0 ns
–
1.5 tMCLK +
100 ns
3.5 tMCLK +
100 ns
35 ns
0 ns
–
15 ns
0 ns
–
0 ns
–
–
35 ns
55 ns
–
150 ns
cs_n High to dsack0_n Float
cs_n Width between Successive Cycles
cs_n High to Address Invalid
cs_n High to r-w_n Invalid
cs_n Width Low
CPU Write Data Valid to cs_n High
cs_n Low to dsack0_n Low (for High- and Low-Speed
Registers) Write Cycle without Previous Write
End of Previous Write (cs_n High) to dsack0_n Low for a
Write Cycle with a Previous Writeb
clkout Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
clkout High Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
0 ns
25 ns
7 ns
6.5 ns
65 ns
20 ns
0 ns
100 ns
–
–
–
–
–
67 ns
0 ns
2 tMCLK + 145
ns
0 ns
(CDV + 1) tOSC
(CDV + 1)
½ tOSC – 10
(CDV + 1) ½
tOSC + 15
aA
“Read Cycle without Previous Write” is where a read cycle follows a write cycle and where the rising
edge of cs_n for the write and the falling edge of cs_n for the read are separated by at least 2 tMCLK.
bA “Write Cycle with a Previous Write” is a write cycle following a previous write cycle where the rising
edge of cs_n for the first write and the rising edge of cs_n for the second write are separated by at least
2 tMCLK.
IA211080504-11
Page 43 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 12. Mode 3: Asynchronous Operation, Read Cycle
IA211080504-11
Page 44 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 13. Mode 3: Asynchronous Operation, Write Cycle
IA211080504-11
Page 45 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 16. Mode 3: Synchronous Operation Timing for 5.0V Operation
Symbol
1/tXTAL
1/tSCLK
1/tMCLK
tEHDV
tELDH
tELDZ
tELDV
tAVEH
tELAV
tCVEH
tELCV
tDVEL
tEHEL
tAVAV
tAVCL
tCHAI
tCOPD
tCHCL
Parameter
Oscillator Frequency
System Clock Frequency
Memory Clock Frequency
e High to Data Valid (for High-Speed Registers 02H,
04H, and 5H)
e High to Data Valid (for Low-Speed Registers) Read
Cycle without Previous Writea
e High to Data Valid (for Low-Speed Registers) Read
Cycle with Previous Write
Data Hold after e Low for a Read Cycle
Data Float after e Low
Data Hold after e Low for a Write Cycle
Address and r-w_n to e Setup
Address and r-w_n Valid after e Falls
cs_n Valid to e High
cs_n Valid after e Low
Data Setup to e Low
e Active Width
Start of a Write Cycle after a Previous Write Access
Address or r-w_n to cs_n Low Setup
cs_n High Address Invalid
clkout Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
clkout High Period (CDV is the value loaded in the
CLKOUT Register representing the clkout divisor)
Minimum
8 MHz
4 MHz
2 MHz
–
Maximum
16 MHz
10 MHz
8 MHz
55 ns
–
1.5 tMCLK + 100
ns
–
3.5 tMCLK + 100
ns
5 ns
–
–
35 ns
15 ns
–
25 ns
–
15 ns
–
0 ns
–
0 ns
–
55 ns
–
100 ns
–
2 tMCLK
–
3 ns
–
7 ns
–
(CDV + 1) tOSC
(CDV + 1) ½
tOSC – 10
(CDV + 1) ½
tOSC + 15
aA
“Read Cycle without Previous Write” is where a read cycle follows a write cycle and where the falling
edge of e for the write cycle and the rising edge of e for the read cycle are separated by at least 2 tMCLK.
IA211080504-11
Page 46 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 17. Mode 3: Synchronous Operation Timing for 3.3V Operation
Symbol
1/tXTAL
1/tSCLK
1/tMCLK
tEHDV
tELDH
tELDZ
tELDV
tAVEH
tELAV
tCVEH
tELCV
tDVEL
tEHEL
tAVAV
tAVCL
tCHAI
tCOPD
tCHCL
Parameter
Oscillator Frequency
System Clock Frequency
Memory Clock Frequency
e High to Data Valid (for High-Speed Registers 02H,
04H, and 5H)
e High to Data Valid (for Low-Speed Registers) Read
Cycle without Previous Writea
e High to Data Valid (for Low-Speed Registers) Read
Cycle with Previous Write
Data Hold after e Low for a Read Cycle
Data Float after e Low
Data Hold after e Low for a Write Cycle
Address and r-w_n to e Setup
Address and r-w_n Valid after e Falls
cs_n Valid to e High
cs_n Valid after e Low
Data Setup to e Low
e Active Width
Start of a Write Cycle after a Previous Write Access
Address or r-w_n to cs_n Low Setup
cs_n High Address Invalid
clkout Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
clkout High Period (CDV is the value loaded in the
CLKOUT Register representing the clkout divisor)
Minimum
8 MHz
4 MHz
2 MHz
–
Maximum
16 MHz
10 MHz
8 MHz
60 ns
–
1.5 tMCLK + 100
ns
–
3.5 tMCLK + 100
ns
5 ns
–
–
50 ns
15 ns
–
25 ns
–
15 ns
–
0 ns
–
0 ns
–
55 ns
–
100 ns
–
2 tMCLK
–
3 ns
–
7 ns
–
(CDV + 1) tOSC
(CDV + 1) ½
tOSC – 10
(CDV + 1) ½
tOSC + 15
aA
“Read Cycle without Previous Write” is where a read cycle follows a write cycle and where the falling
edge of e for the write cycle and the rising edge of e for the read cycle are separated by at least 2 tMCLK.
IA211080504-11
Page 47 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 14. Mode 3: Synchronous Operation, Read Cycle Timing
IA211080504-11
Page 48 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 15. Mode 3: Synchronous Operation, Write Cycle Timing
IA211080504-11
Page 49 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 18. Serial Interface Mode Timing for 5.0V Operation
Symbol
sclk
tCYC
tSKHI
tSKLO
tLEAD
tLAG
tACC
tPDO
tHO
tDIS
tSETUP
tHOLD
tRISE
tFALL
tCS
tCOPD
tCHCL
Parameter
Serial Port Interface Clock
1/sclk
Minimum Clock High Time
Minimum Clock Low Time
Enable Lead Time
Enable Lag Time
Access Time
Maximum Data Out Delay Time
Minimum Data Out Hold Time
Maximum Data Out Disable Time
Minimum Data Setup Time
Minimum Data Hold Time
Maximum Time for Input to go from VOL to VOH
Maximum Time for input to go from VOH to VOL
Minimum Time between Consecutive cs_n Assertions
clkout Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
clkout High Period (CDV is the value loaded in the
CLKOUT Register representing the clkout divisor)
IA211080504-11
Page 50 of 63
Minimum
Maximum
0.5 MHz
8 MHz
125 ns
2000 ns
65 ns
–
65 ns
–
70 ns
–
109 ns
–
–
60 ns
–
59 ns
0 ns
–
–
665 ns
35 ns
–
84 ns
–
–
100 ns
–
100 ns
670 ns
–
(CDV + 1) tOSC
(CDV + 1) ½
tOSC – 10
(CDV + 1) ½
tOSC + 15
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 19. Serial Interface Mode Timing for 3.3V Operation
Symbol
sclk
tCYC
tSKHI
tSKLO
tLEAD
tLAG
tACC
tPDO
tHO
tDIS
tSETUP
tHOLD
tRISE
tFALL
tCS
tCOPD
tCHCL
Parameter
Serial Port Interface Clock
1/sclk
Minimum Clock High Time
Minimum Clock Low Time
Enable Lead Time
Enable Lag Time
Access Time
Maximum Data Out Delay Time
Minimum Data Out Hold Time
Maximum Data Out Disable Time
Minimum Data Setup Time
Minimum Data Hold Time
Maximum Time for Input to go from VOL to VOH
Maximum Time for input to go from VOH to VOL
Minimum Time between Consecutive cs_n Assertions
clkout Period (CDV is the value loaded in the CLKOUT
Register representing the clkout divisor)
clkout High Period (CDV is the value loaded in the
CLKOUT Register representing the clkout divisor)
IA211080504-11
Page 51 of 63
Minimum
Maximum
0.5 MHz
8 MHz
125 ns
2000 ns
65 ns
–
65 ns
–
70 ns
–
109 ns
–
–
60 ns
–
59 ns
0 ns
–
–
665 ns
35 ns
–
84 ns
–
–
100 ns
–
100 ns
670 ns
–
(CDV + 1) tOSC
(CDV + 1) ½
tOSC – 10
(CDV + 1) ½
tOSC + 15
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 16. Serial Interface Mode: icp = 0 and cp = 0
Figure 17. Serial Interface Mode: icp = 1 and cp = 1
IA211080504-11
Page 52 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
6.
Data Sheet
February 25, 2015
Innovasic Part Number Cross-Reference
Table 20 cross-references the current Innovasic part number with the corresponding Intel part
number.
Table 20. Innovasic Part Number Cross-Reference
Innovasic Part Number
Intel Part Number
Package Type
Temperature Grades
IA82527PQF44AR2
AS82527
44-Pin PQFP
Automotive
(lead free–RoHS)
AS82527F8
44-Pin PLCC
Automotive
QE82527
IA82527PLC44AR2
AN82527
(lead free–RoHS)
AN82527F8
QX82527
TN82527
EN82527
Other packages and temperature grades may also be available.
IA211080504-11
Page 53 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
7.
Errata
7.1
Summary
Data Sheet
February 25, 2015
Version 2 Part Numbers
IA82527PQF44AR2
Errata
No.
IA82527PLC44AR2
1
The CPU writes to Msg Box 15 RAM cannot be read back if
MsgVal is set.
Exists
2
Setting the IntPnd bit to 1 from CPU interface will not cause
Interrupt.
Exists
3
An unintended Remote Frame may be generated.
Exists
4
Majority Logic sample mode delays start of ACK bit transmission
by one time quanta.
Exists
5
dsack0_n signal may not respond properly under certain
conditions.
Exists
6
7.2
Problem
Behavior of double buffered Msgbox15 differs from the OEM
device.
Exists
Detail
Errata No. 1
Problem: The CPU writes to Msg Box 15 RAM cannot be read back if MsgVal is set.
Description: If the MsgVal bit (Bits [7–6]) of Msg Box 15 Control_0 register (0xF0) is set, any
CPU writes to the Msg Box 15 arbitration 0–3 registers (0xF2–0xF5), and data 0–7 registers
(0xF7–0xFE) will operate properly, however CPU reads of these registers will return unknown
data. In other words, any CPU data written to Msg Box 15 will not be read back correctly if the
MsgVal bit is set. If the MsgVal bit (Bits [7–6]) of Msg Box 15 Control_0 register (0xF0) is
reset, CPU data written can be read back normally.
Workaround: The workaround is to clear the MsgVal bit (Bits [7–6]) of Msg Box 15 Control_0
register (0xF0) before trying to read back any CPU data written to the Msg Box 15 arbitration
0–3 registers (0xF2–0xF5), and data 0–7 registers (0xF7–0xFE).
IA211080504-11
Page 54 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Errata No. 2
Problem: Setting the IntPnd bit to 1 from CPU interface will not cause Interrupt.
Description: During normal operation, a CAN message event sets the IntPnd bit of Control 0
Register of the appropriate message box (assuming appropriate interrupt enables are set), and the
interrupt signal is asserted. The CPU will then reset IntPnd to clear the interrupt. The errata
issue occurs if the user directly sets the IntPnd bit via the CPU interface, no interrupt will be
generated.
Workaround: None.
Errata No. 3
Problem: An unintended Remote Frame may be generated.
Description: If a Message Box is set to receive and a Remote Frame with a matching ID and
Data Length Code (DLC) is received, the IA82527 will generate an unexpected Remote Frame
for the ID in the Message Box instead of just acknowledging the CAN message.
A Message Box configured as follows may lead to this scenario, as explained below:
1. A Message Box is set with an ID in the Arbitration Registers to match the ID of Remote
Frame.
2. The Message Box Control_0 Register has MsgVal(Bits[7-6]) in the set state.
3. The Message Box Control_1 Register has all fields in the reset state.
4. The Message Box Configuration Register has the Dir bit (bit 3) reset to 0 for receive.
5. The Message Box Configuration Register has the DLC field set to match the DLC of the
Remote Frame.
When the IA82527 sees a Remote Frame that matches the Message Box ID and DLC, the
IA82527 will generate the expected RX_OK status change interrupt. The IA82527 will also
generate an unexpected RX interrupt for the Message Box that matches the ID of the Remote
Frame if the RXIE field of the Message Box Control_0 register is in the set state. In addition,
the IA82527 will generate an unexpected Remote Frame for the ID in the Message Box.
Workaround: In a system that uses remote frames, only use a single Remote Frame Requester
for a single Remote Frame Responder.
IA211080504-11
Page 55 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Errata No. 4
Problem: Majority Logic sample mode delays start of ACK bit transmission by one time
quanta.
Description: When the SPL bit (Bit 7) of the Bit Timing Register 1 (0x4F) is set to 1 to enable
the 3 sample Majority Logic mode, the transmission of the ACK bit in response to a received
CAN frame will be time shifted by 1 time quanta. With sufficient cable propagation delays and
propagation delays through CAN transceiver parts, CAN nodes on the CAN bus may see the
ACK bit being a 0 shifted over into its ACK delimiter bit time and flag this as an error.
Workaround: Use Single Sample mode instead of Majority Logic Sample Mode. The SPL bit
of the Bit Timing Register 1 (bit 7 of address 0x4F) should be a 0.
Errata No. 5
Problem: dsack0_n signal may not respond properly under certain conditions.
Description: Under certain conditions when the cs_n is asserted near the edge of xtal1 the
dsack0_n signal may not be properly generated. Depending on the clock divider settings sys_clk
and mem_clk at address 0x02, if the setup or hold time for cs_n with respect to xtal1 edge (rising
or falling) is violated, it is possible that dsack0_n will not respond to the cycle. This can cause
problems for systems that are dependent upon dsack0_n to occur before releasing cs_n to finish
the cycle. Note: The cycle still operates correctly in respect to reading or writing of data, only
the dsack0_n signal may not be generated.
Workaround:
Workaround #1: Do not use dsack0_n as part of the bus cycle timing.
Workaround #2: cs_n must meet the following timing relationship with regards to the xtal1 clock
edge:
sys clock divide
1 dsc=0
2 dsc=1
edge of xtal1
rise
fall
setup (ns)
7
7
hold (ns)
16
16
IA82527 Errata Concerning Behavior of double buffered Msgbox 15
IA211080504-11
Page 56 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Errata No. 6
Problem: Behavior of double buffered Msgbox15 differs from the OEM device. There are
several facets to this errata which are all tightly coupled.
Errata No. 6.1
Problem: Receiving a second message while reading the first stored message may
corrupt the data being read.
Description: If a second CAN message is stored to MsgBox 15 during the time the information
from the first message is being read, a byte of this data may reflect that of the new message being
stored. When using double reads, this corrupted data may be captured in the High Speed Read
Register when the low speed register is accessed. When using single reads this corrupted data
may appear on the external data bus for a very brief amount of time (2 – 6ns). If the data from
the first message is retrieved prior to receiving the second message, this will not be a problem.
Workaround: Because of the coupled nature of these errata, the workaround must address all
facets together. Figure 18 provides the description of a software workaround that addresses errata
6.1 and 6.2.
Errata No. 6.2
Problem: Control Register 0 and Control Register 1 have different behavior than the OEM
part when two messages have been stored before either message is processed.
Description: IntPnd and NewDat are not automatically reasserted after being cleared to
acknowledge the first message. MsgLst will be asserted after the second message is received
while NewDat is set. RmtPnd will be asserted after the second message is received while
NewDat is set. See Table 21 and Table 22 for differences.
Workaround: Because of the coupled nature of these errata, the workaround must address all
facets together. Figure 18 provides the description of a software workaround that addresses errata
6.1 and 6.2.
Errata No. 6.3
Problem: Receiving a third message before the first two messages are processed can cause
data to be lost.
Description: If a third message is stored before the NewDat and RmtPnd bits are cleared, the
IA211080504-11
Page 57 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Arbitration ID information for the first message will be overwritten by that of the third. In
addition, the Arbitration ID information of the second message will be kept instead of being
replaced by that of the third. See Table 23 and Table 24 for differences.
Workaround: There is no workaround for errata 6.3. To avoid this situation, user systems must
be implemented such that no more than two messages can be received by this mailbox in the
time between interrupt services.
Differences in MsgBox 15 behavior for Control Register 0 and Control Register 1.
Table 21. OEM part behavior
IA211080504-11
Page 58 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Table 22. IA82527 part behavior
Table 23. CAN MESSAGES SENT
Table 24. CAN MESSAGES RECEIVED
IA211080504-11
Page 59 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Data Sheet
February 25, 2015
Figure 18. Flow chart of software workaround for errata number 6.1 and 6.2
IA211080504-11
Page 60 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
8.
Data Sheet
February 25, 2015
Revision History
Table 25 presents the sequence of revisions to document IA211080504.
Table 25. Revision History
Date
August 12, 2008
Revision
Description
Page(s)
00
First edition released.
NA
August 25, 2008
01
Errata No. 5 added.
49, 50
March 12, 2009
02
IA82527 - Rev 2 part marking and cross
48, 49, 51
reference information added; Errata No. 6
added.
March 27, 2009
03
Updated PLCC package dimensions
11
April 29, 2009
04
Updated Tables 3, 6, 10, 11, 12, 14 to revise
21, 26, 34, 38, 40,
various ratings and descriptions; Updated
46, 49, 50
Errata section to remove errata associated
with pre-production parts and to add one new
errata.
June 1, 2009
Sept. 16, 2009
05
06
Updated to include information for operation
6, 16, 26, 27, 33-51,
at 3.3V, and added Errata 4.
54-56
Corrected Tables 5 and 7 regarding ambient
25, 27
temperature range.
December 20, 2012
07
Added Errata #5.
58
January 9, 2015
08
Modified the chip compatibility statement.
6
January 15, 2015
09
Added Errata #6 and associated
57-61
diagrams/tables.
IA211080504-11
Page 61 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
Date
Revision
February 3, 2015
10
Data Sheet
February 25, 2015
Description
Modified Errata #6 and associated
Page(s)
57-60
diagrams/tables.
February 25, 2015
11
Modified the description of Errata #6.1
IA211080504-11
Page 62 of 63
57
http://www.innovasic.com
Customer Support:
(888) 824-4184
IA82527
CAN Serial Communications Controller
9.
Data Sheet
February 25, 2015
For Further Information
The Innovasic Semiconductor IA82527 Controller Area Network (CAN) Serial Communications
Controller is a form, fit, and function replacement for the original Intel® 82527 Serial
Communications Controller.
The Innovasic Support Team wants our information to be complete, accurate, useful, and easy to
understand. Please feel free to contact our experts at Innovasic at any time with suggestions,
comments, or questions.
Innovasic Support Team
5635 Jefferson Street NE
Suite A
Albuquerque, NM 87109
(505) 883-5263
Fax: (505) 883-5477
Toll Free: (888) 824-4184
E-mail: support@innovasic.com
Website: http://www.Innovasic.com
IA211080504-11
Page 63 of 63
http://www.innovasic.com
Customer Support:
(888) 824-4184
工商网监
湘ICP备2023018690号
