0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
LT1126CJ8

LT1126CJ8

  • 厂商:

    AD(亚德诺)

  • 封装:

    CDIP8

  • 描述:

    IC OPAMP GP 2 CIRC 8CDIP AV=10

  • 数据手册
  • 价格&库存
LT1126CJ8 数据手册
LT1126/LT1127 Dual/Quad Decompensated Low Noise, High Speed Precision Op Amps U FEATURES DESCRIPTIO ■ The LT®1126 dual and LT1127 quad are high performance, decompensated op amps that offer higher slew rate and bandwidth than the LT1124 dual and the LT1125 quad operational amplifiers. The enhanced AC performance is available without degrading DC specs of the LT1124/LT1125. Both LT1126/LT1127 are stable in a gain of 10 or more. ■ ■ ■ ■ ■ ■ ■ ■ 100% Tested Low Voltage Noise: 2.7nV/√Hz Typ, 4.2nV/√Hz Max Slew Rate: 11V/µs Typ Gain-Bandwidth Product: 65MHz Typ Offset Voltage, Prime Grade: 70µV Max Low Grade: 100µV Max High Voltage Gain: 5 Million Min Supply Current Per Amplifier: 3.1mA Max Common Mode Rejection: 112dB Min Power Supply Rejection: 116dB Min Available in 8-Lead SOIC, 8-Lead DIP, 16-Lead SO and 14-Lead DIP Packages In the design, processing and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters. Slew rate, gain-bandwidth and 1kHz noise are 100% tested for each individual amplifier. Consequently, the specifications of even the lowest cost grades (the LT1126C and the LT1127C) have been enhanced. U APPLICATIO S ■ ■ ■ ■ ■ ■ ■ ■ ■ Two and Three Op Amp Instrumentation Amplifiers Low Noise Signal Processing Active Filters Microvolt Accuracy Threshold Detection Strain Gauge Amplifiers Direct Coupled Audio Gain Stages Tape Head Preamplifiers Microphone Preamplifiers Accelerometer Amplifiers Infrared Detectors Power consumption of the dual LT1126 is less than one half of two OP-37s. Low power and high performance in an 8-pin SO package makes the LT1126 a first choice for surface mounted systems and where board space is restricted. , LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 4775884, 4837496. U ■ TYPICAL APPLICATIO Low Noise, Wide Bandwidth Instrumentation Amplifier 100 + 620 Ω 1/4 LT1127 – 10k 6.2k 200 Ω – – 1/4 LT1127 + INPUT 1/4 LT1127 6.2k 620Ω OUTPUT + + RMS VOLTAGE NOISE DENSITY (nV/√Hz) – INPUT Voltage Noise vs Frequency V S = ±15V TA = 25°C 30 10 MAXIMUM 3 1/f CORNER 2.3Hz 1 0.1 10k 1.0 10 TYPICAL 100 1000 FREQUENCY (Hz) 1126-7 TA01b GAIN = 1000, BANDWIDTH = 480kHz INPUT REFERRED NOISE = 4.5nV/ √ Hz AT 1kHz, 6µVRMS OVER BANDWIDTH 1126-7 TA01 11267fa 1 LT1126/LT1127 U W W W ABSOLUTE AXI U RATI GS (Note 1) Supply Voltage ..................................................... ±22V Input Voltage ............................ Equal to Supply Voltage Output Short Circuit Duration .......................... Indefinite Differential Input Current (Note 5) ......................± 25mA Lead Temperature (Soldering, 10 sec.)................. 300°C Operating Temperature Range LT1126AM/LT1126M LT1127AM/LT1127M (OBSOLETE) .. –55°C to 125°C LT1126AC/LT1126C LT1127AC/LT1127C ............................ –40°C to 85°C Storage Temperature Range All Grades ......................................... –65°C to 150°C U W U PACKAGE/ORDER I FOR ATIO TOP VIEW 8 +IN A 1 V– 2 A +IN B 3 –IN A 7 OUT A 6 V+ 5 OUT B ORDER PART NUMBER TOP VIEW OUT A 1 –IN A 2 A +IN A 3 LT1126CS8 V – 8 V+ 7 OUT B 6 –IN B 5 +IN B B 4 ORDER PART NUMBER LT1126ACN8 LT1126CN8 B –IN B 4 S8 PART MARKING S8 PACKAGE 8-LEAD PLASTIC SO TJMAX = 140°C, θJA = 190°C/W NOTE: THIS PIN CONFIGURATION DIFFERS FROM THE 8-PIN PDIP CONFIGURATION. INSTEAD, IT FOLLOWS THE INDUSTRY STANDARD LT1013DS8 SO PACKAGE PIN LOCATIONS TOP VIEW OUT A 1 –IN A 2 +IN A 3 16 OUT D A D V+ 4 +IN B 5 –IN B 6 OUT B 7 NC 8 1126 C J8 PACKAGE 8-LEAD CERAMIC DIP TJMAX = 160°C, θJA = 100°C/W OBSOLETE PACKAGE LT1127CSW 15 –IN D 14 +IN D 12 +IN C 11 –IN C 10 OUT C 9 TJMAX = 140°C, θJA = 130°C LT1126AMJ8 LT1126MJ8 LT1126CJ8 Consider the N8 for Alternate Source 13 V – B N8 PACKAGE 8-LEAD PDIP TOP VIEW OUT A 1 –IN A 2 +IN A 3 V+ 4 +IN B 5 –IN B 6 OUT B 7 14 OUT D A D LT1127ACN LT1127CN 13 –IN D 12 +IN D 11 V – B C 10 +IN C 9 –IN C 8 OUT C NC SW PACKAGE 16-LEAD PLASTIC SO WIDE TJMAX = 140°C, θJA = 130°C/W N PACKAGE 14-LEAD PDIP TJMAX = 140°C, θJA = 110°C (N) J PACKAGE 14-LEAD CERAMIC DIP TJMAX = 160°C, θJA = 80°C/W OBSOLETE PACKAGE LT1127AMJ LT1127MJ LT1127CJ Consider the N for Alternate Source Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/ Consult LTC Marketing for parts specified with wider operating temperature ranges. 11267fa 2 LT1126/LT1127 ELECTRICAL CHARACTERISTICS VS = ±15V, TA = 25°C, unless otherwise noted. LT1126AM/AC LT1127AM/AC MIN TYP MAX LT1126M/C LT1127M/C MIN TYP MAX UNITS 25 30 0.3 µV µV µV/Mo SYMBOL PARAMETER CONDITIONS (Note 2) VOS Input Offset Voltage LT1126 LT1127 ∆VOS ∆Time IOS Long Term Input Offset Voltage Stability Input Offset Current 20 25 0.3 LT1126 LT1127 IB en Input Bias Current Input Noise Voltage 5 6 ±7 70 15 20 ± 20 200 6 7 ±8 70 20 30 ± 30 nA nA nA nVp-p nV/√Hz Input Noise Voltage Density in Input Noise Current Density 0.1Hz to 10Hz (Notes 8, 9) 70 90 100 140 fO = 10Hz (Note 5) 3.0 5.5 3.0 5.5 fO = 1000Hz (Note 3) 2.7 4.2 2.7 4.2 fO = 10Hz fO = 1000Hz 1.3 0.3 1.3 0.3 ± 12.0 ± 12.8 nV/√Hz pA/√Hz pA/√Hz ± 12.0 ± 12.8 VCM Input Voltage Range CMRR Common Mode Rejection Ratio VCM = ±12V 112 126 106 124 dB PSRR Power Supply Rejection Ratio VS = ± 4V to ±18V 116 126 110 124 dB AVOL Large Signal Voltage Gain RL ≥ 10kΩ, VO = ±10V RL ≥ 2kΩ, VO = ±10V 5.0 2.0 17.0 4.0 3.0 1.5 15.0 3.0 V/µV V/µV VOUT Maximum Output Voltage Swing RL ≥ 2kΩ SR Slew Rate RL ≥ 2kΩ (Notes 3, 7) 8.0 GBW Gain-Bandwidth Product fO = 10kHz (Note 3) 45 ZO Open Loop Output Resistance VO = 0, IO = 0 IS Supply Current Per Amplifier Channel Separation ± 13.0 ± 13.8 ± 12.5 ± 13.8 11 8.0 65 45 75 2.6 f ≤ 10Hz (Note 9) VO = ±10V, RL = 2kΩ 134 V 3.1 150 V/µs 65 MHz 75 Ω 2.6 130 V 11 3.1 mA 150 dB The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at VS = ±15V, − 55°C ≤ TA ≤ 125°C, unless otherwise noted. LT1126AM LT1127AM MIN TYP MAX LT1126M LT1127M MIN TYP MAX SYMBOL PARAMETER CONDITIONS (Note 1) VOS Input Offset Voltage LT1126 LT1127 ● ● 50 55 170 190 60 70 250 290 µV µV ∆VOS ∆Temp Average Input Offset Voltage Drift (Note 5) ● 0.3 1.0 0.4 1.5 µV/°C IOS Input Offset Current LT1126 LT1127 ● ● 18 18 45 55 20 20 60 70 nA nA IB Input Bias Current ● ± 18 ± 55 ± 20 ± 70 nA ● ± 11.3 ± 12 ± 11.3 ± 12 UNITS VCM Input Voltage Range CMRR Common Mode Rejection Ratio VCM = ±11.3V ● 106 122 100 120 dB PSRR Power Supply Rejection Ratio VS = ± 4V to ±18V ● 110 122 104 120 dB AVOL Large Signal Voltage Gain RL ≥ 10kΩ, VO = ±10V RL ≥ 2kΩ, VO = ±10V ● ● 3.0 1.0 10.0 3.0 2.0 0.7 10.0 2.0 V/µV V/µV VOUT Maximum Output Voltage Swing RL ≥ 2kΩ ● SR Slew Rate RL ≥ 2kΩ (Notes 3, 7) ● IS Supply Current Per Amplifier ● ± 12.5 ± 13.6 7.2 ± 12.0 ± 13.6 10 2.8 V 7.0 3.5 V 10 2.8 V/µs 3.5 mA 11267fa 3 LT1126/LT1127 ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at VS = ±15V, 0°C ≤ TA ≤ 70°C, unless otherwise noted. SYMBOL VOS PARAMETER Input Offset Voltage ∆VOS /∆T IOS Average Input Offset Voltage Drift Input Offset Current IB VCM CMRR PSRR AVOL Input Bias Current Input Voltage Range Common Mode Rejection Ratio Power Supply Rejection Ratio Large Signal Voltage Gain VOUT SR IS Maximum Output Voltage Swing Slew Rate Supply Current Per Amplifier CONDITIONS (Note 2) LT1126 LT1127 (Note 5) LT1126 LT1127 VCM = ±11.5V VS = ±4V to ±18V RL ≥ 10kΩ, VO = ±10V RL ≥ 2kΩ, VO = ±10V RL ≥ 2kΩ RL ≥ 2kΩ (Notes 3, 7) MIN ● ● ● ● ● ● ● ● ● ● ● ● ● ● ± 11.5 109 112 4.0 1.5 ± 12.5 7.5 LT1126AC LT1127AC TYP MAX 35 120 40 140 0.3 1.0 6 25 7 35 ±8 ± 35 ± 12.4 125 125 15.0 3.5 ± 13.7 10.5 2.7 3.3 LT1126C LT1127C MIN TYP MAX 45 170 50 210 0.4 1.5 7 35 8 45 ±9 ± 45 ± 11.5 ± 12.4 102 122 107 122 2.5 14.0 1.0 2.5 ± 12.0 ± 13.7 7.3 10.5 2.7 3.3 UNITS µV µV µV/°C nA nA nA V dB dB V/µV V/µV V V/µs mA The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at VS = ±15V, −40°C ≤ TA ≤ 85°C, unless otherwise noted. (Note 10) SYMBOL PARAMETER CONDITIONS (Note 2) VOS Input Offset Voltage ∆VOS /∆T IOS Average Input Offset Voltage Drift Input Offset Current LT1126 LT1127 (Note 5) LT1126 LT1127 IB VCM CMRR PSRR AVOL Input Bias Current Input Voltage Range Common Mode Rejection Ratio Power Supply Rejection Ratio Large Signal Voltage Gain VOUT SR IS Maximum Output Voltage Swing Slew Rate Supply Current Per Amplifier VCM = ±11.4V VS = ± 4V to ±18V RL ≥ 10kΩ, VO = ±10V RL ≥ 2kΩ, VO = ±10V RL ≥ 2kΩ RL ≥ 2kΩ (Note 7) Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Note 2: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1127s (or 100 LT1126s) typically 240 op amps (or 120) will be better than the indicated specification. Note 3: This parameter is 100% tested for each individual amplifier. Note 4: This parameter is sample tested only. Note 5: This parameter is not 100% tested. Note 6: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds ±1.4V, the input current should be limited to 25mA. LT1126AC LT1127AC MIN TYP MAX ● ● ● ● ● ● ● ● ● ● ● ● ● ● ± 11.4 107 111 3.5 1.2 ± 12.5 7.3 40 140 45 160 0.3 1.0 15 40 15 50 ± 15 ± 50 ± 12.2 124 124 12.0 3.2 ± 13.6 10.2 2.8 3.4 LT1126C LT1127C MIN TYP MAX 50 200 55 240 0.4 1.5 17 55 17 65 ± 17 ± 65 ± 11.4 ± 12.2 101 121 106 121 2.2 12.0 0.8 2.3 ± 12.0 ± 13.6 7.1 10.2 2.8 3.4 UNITS µV µV µV/°C nA nA nA V dB dB V/µV V/µV V V/µs mA Note 7: Slew rate is measured in AV = –10; input signal is ±1V, output measured at ±5V. Note 8: 0.1Hz to 10Hz noise can be inferred from the 10Hz noise voltage density test. See the test circuit and frequency response curve for 0.1Hz to 10Hz tester in the Applications Information section of the LT1007 or LT1028 datasheets. Note 9: This parameter is guaranteed but not tested. Note 10: The LT1126/LT1127 are designed, characterized and expected to meet these extended temperature limits, but are not tested at –40°C and at 85°C. Guaranteed I grade parts are available. Consult factory. 11267fa 4 LT1126/LT1127 U W TYPICAL PERFOR A CE CHARACTERISTICS The typical behavior of many LT1126/LT1127 parameters is identical to the LT1124/LT1125. Please refer to the LT1124/LT1125 data sheet for the following performance characteristics: Input Bias Current Over the Common Mode Range Voltage Gain vs Temperature Input Offset Voltage Drift Distribution Offset Voltage Drift with Temperature of Representative Units Output Voltage Swing vs Load Current Common Mode Limit vs Temperature Channel Separation vs Frequency Warm-Up Drift Power Supply Rejection Ratio vs Frequency 0.1Hz to 10Hz Voltage Noise 0.01Hz to 1Hz Voltage Noise Current Noise vs Frequency Input Bias or Offset Current vs Temperature Output Short Circuit Current vs Time Gain, Phase Shift vs Frequency Small-Signal Transient Response 50 VS = ±15V TA = 25°C C L = 10pF Ø 40 30 100 20 120 GAIN 10 50mV 80 140 0 +10V PHASE SHIFT (DEGREES) VOLTAGE GAIN (dB) Large-Signal Transient Response 60 0V 0mV –10V –50mV 160 180 100 –10 0.1 1.0 A VCL = –10, VS = ±15V OR ± 5V C L = 15pF 10 A VCL = –10, VS = ±15V 1126-7 G03 1126-7 G02 FREQUENCY (MHz) 1126-7 G01 Common Mode Rejection Ratio vs Frequency Voltage Gain vs Frequency 120 100 80 60 40 20 0 120 100 80 60 40 20 0 1 100 10k 1M 100M TA = 25°C VS = ±15V VCM = ±10V 140 SUPPLY CURRENT PER AMPLIFIER (mA) VOLTAGE GAIN (dB) 140 COMMON MODE REJECTION RATIO (dB) VS = ±15V TA = 25°C 160 –20 0.01 Supply Current vs Supply Voltage 3 160 180 1126-7 G04 25°C –55°C 2 1 0 1k 10k 100k 1M 10M 0 ±5 ±10 ±15 ± 20 SUPPLY VOLTAGE (V) FREQUENCY (Hz) FREQUENCY (Hz) 125°C 1126-7 G05 1126-7 G06 *See LT1115 data sheet for definition of CCIF testing 11267fa 5 LT1126/LT1127 U W TYPICAL PERFOR A CE CHARACTERISTICS Total Harmonic Distortion and Noise vs Frequency for Non-Inverting Gain 0.010 ZL = 2k/15pF VO = 20Vp-p AV = –10, –100 MEASUREMENT BANDWITH = 10Hz TO 80kHz AV = –100 0.001 0.0001 20 AV = –10 100 1k 10k 20k Intermodulation Distortion (CCIF Method)* vs Frequency 0.1 INTERMODULATION DISTORTION (IMD) (%) 0.1 TOTAL HARMONIC DISTORTION + NOISE (%) TOTAL HARMONIC DISTORTION + NOISE (%) Total Harmonic Distortion and Noise vs Frequency for Inverting Gain ZL = 2k/15pF VO = 20Vp-p AV = +10, +100 MEASUREMENT BANDWITH = 10Hz TO 80kHz 0.010 AV = +100 0.001 AV = +10 0.0001 20 FREQUENCY (Hz) 100 1k 10k 20k 0.1 0.010 ZL = 2k/15pF f (IM) = 1kHz fO = 13.5kHz VO = 20Vp-p AV = –10 MEASUREMENT BANDWITH = 10Hz TO 80kHz 0.001 LT1126 0.0001 3k 10k FREQUENCY (Hz) 1126-7 G07 20k FREQUENCY (Hz) 1126-7 G08 1126-7 G09 *See LT1115 data sheet for definition of CCIF testing U W U U APPLICATIO S I FOR ATIO Matching Specifications In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The three op amp instrumentation amplifier configuration shown in this data sheet is an example. Matching characteristics are not 100% tested on the LT1126/LT1127. Some specifications are guaranteed by definition. For example, 70µV maximum offset voltage implies that mismatch cannot be more than 140µV. 112dB (= 2.5µV/V) CMRR means that worst case CMRR match is 106dB (5µV/V). However, the following table can be used to estimate the expected matching performance between the two sides of the LT1126, and between amplifiers A and D, and between amplifiers B and C of the LT1127. Expected Match PARAMETER VOS Match, ∆VOS LT1126 LT1127 Temperature Coefficient Match Average Non-Inverting IB Match of Non-Inverting IB CMRR Match PSRR Match LT1126AM/AC LT1127AM/AC 50% YIELD 98% YIELD 20 30 0.35 6 7 126 127 110 150 1.0 18 22 115 118 LT1126M/C LT1127M/C 50% YIELD 98% YIELD UNITS 30 50 0.5 7 8 123 127 130 180 1.5 25 30 112 114 µV µV µV/°C nA nA dB dB 11267fa 6 LT1126/LT1127 U U W U APPLICATIO S I FOR ATIO High Speed Operation with RS and RF in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (CF) in parallel with RF eliminates this problem. With RS (CS + CIN) = RF CF, the effect of the feedback pole is completely removed. When the feedback around the op amp is resistive (RF), a pole will be created with RF, the source resistance and capacitance (RS, CS), and the amplifier input capacitance (CIN ≈ 2pF). In low closed loop gain configurations and CF RF – RS CS CIN OUTPUT + 1126-7 AI01 UO TYPICAL APPLICATI S Gain Error vs Frequency Closed Loop Gain = 1000 Gain 1000 Amplifier with 0.01% Accuracy, DC to 5Hz 1.0 340k 1% +15V – LT1126 + INPUT TYPICAL PRECISION OP AMP 20k TRIM GAIN ERROR (%) 365Ω 1% 15k 5% OUTPUT RN60C FILM RESISTORS 0.1 0.01 LT1126/LT1127 –15V THE HIGH GAIN AND WIDE BANDWIDTH OF THE LT1126/LT1127 IS USEFUL IN LOW FREQUENCY HIGH CLOSED LOOP GAIN AMPLIFIER APPLICATIONS. A TYPICAL PRECISION OP AMP MAY HAVE AN OPEN LOOP GAIN OF ONE MILLION WITH 500kHz BANDWIDTH. AS THE GAIN ERROR PLOT SHOWS, THIS DEVICE IS CAPABLE OF 0.1% AMPLIFYING ACCURACY UP TO 0.3Hz ONLY. EVEN INSTRUMENTATION RANGE SIGNALS CAN VARY AT A FASTER RATE. THE LT1126/LT1127 “GAIN PRECISION — BANDWIDTH PRODUCT” IS 330 TIMES HIGHER, AS SHOWN. 1126-7 TA02 GAIN ERROR = 0.001 0.1 1 CLOSED LOOP GAIN OPEN LOOP GAIN 10 100 FREQUENCY (Hz) 1126-7 TA03 11267fa 7 LT1126/LT1127 UO TYPICAL APPLICATI S Low Noise, Wideband, Gain = 100 Amplifier with High Input Impedance 1.1k 120 – 1/4 LT1127 2.4k 500Ω 7.5k + 1.1k 120 2.4k – 1/4 LT1127 OUTPUT + – 1/4 LT1127 + INPUT 1.1k 120 –3dB BANDWIDTH = 910 kHz GAIN BANDWIDTH PRODUCT = 91.0MHz – 1/4 LT1127 + 2.4k WIDEBAND NOISE = 3.2nV/√Hz = 1.85nV/√Hz REFERRED TO INPUT √3 RMS NOISE DC TO FULL BANDWIDTH = 21.2µV REFERRED TO INPUT 1126-7 TA04 U PACKAGE DESCRIPTIO J8 Package 8-Lead CERDIP (Narrow .300 Inch, Hermetic) (Reference LTC DWG # 05-08-1110) .200 (5.080) MAX CORNER LEADS OPTION (4 PLCS) .300 BSC (7.62 BSC) .023 – .045 (0.584 – 1.143) HALF LEAD OPTION .008 – .018 (0.203 – 0.457) 0° – 15° .045 – .068 (1.143 – 1.650) FULL LEAD OPTION NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS .015 – .060 (0.381 – 1.524) .405 (10.287) MAX 8 7 6 5 .025 (0.635) RAD TYP .045 – .065 (1.143 – 1.651) .014 – .026 (0.360 – 0.660) .005 (0.127) MIN .100 (2.54) BSC .125 3.175 MIN .220 – .310 (5.588 – 7.874) 1 2 3 4 J8 0801 OBSOLETE PACKAGE 11267fa 8 LT1126/LT1127 U PACKAGE DESCRIPTIO N8 Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510) .300 – .325 (7.620 – 8.255) .045 – .065 (1.143 – 1.651) .065 (1.651) TYP .008 – .015 (0.203 – 0.381) ( +.035 .325 –.015 +0.889 8.255 –0.381 .400* (10.160) MAX .130 ± .005 (3.302 ± 0.127) 8 7 6 5 1 2 3 4 .255 ± .015* (6.477 ± 0.381) ) .120 (3.048) .020 MIN (0.508) MIN .018 ± .003 .100 (2.54) BSC (0.457 ± 0.076) N8 1002 NOTE: 1. DIMENSIONS ARE INCHES MILLIMETERS *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm) S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610) .189 – .197 (4.801 – 5.004) NOTE 3 .045 ±.005 .050 BSC .010 – .020 × 45° (0.254 – 0.508) .008 – .010 (0.203 – 0.254) .004 – .010 (0.101 – 0.254) 0°– 8° TYP .016 – .050 (0.406 – 1.270) NOTE: 1. DIMENSIONS IN 7 8 .053 – .069 (1.346 – 1.752) .245 MIN .160 ±.005 INCHES (MILLIMETERS) 2. DRAWING NOT TO SCALE 3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm) .150 – .157 (3.810 – 3.988) NOTE 3 .228 – .244 (5.791 – 6.197) .050 (1.270) BSC .014 – .019 (0.355 – 0.483) TYP 5 6 .030 ±.005 TYP 1 RECOMMENDED SOLDER PAD LAYOUT 3 2 4 SO8 0303 J Package 14-Lead CERDIP (Narrow .300 Inch, Hermetic) (Reference LTC DWG # 05-08-1110) .200 (5.080) MAX .300 BSC (7.62 BSC) .015 – .060 (0.381 – 1.524) .008 – .018 (0.203 – 0.457) .005 (0.127) MIN .785 (19.939) MAX 14 13 12 11 10 9 8 .220 – .310 (5.588 – 7.874) .025 (0.635) RAD TYP 0° – 15° 1 .045 – .065 (1.143 – 1.651) NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS .014 – .026 (0.360 – 0.660) .100 (2.54) BSC 2 3 4 5 6 7 .125 (3.175) MIN J14 0801 OBSOLETE PACKAGE 11267fa 9 LT1126/LT1127 U PACKAGE DESCRIPTIO N Package 14-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510) .770* (19.558) MAX 14 13 12 11 10 9 8 1 2 3 4 5 6 7 .255 ± .015* (6.477 ± 0.381) .130 ± .005 (3.302 ± 0.127) .300 – .325 (7.620 – 8.255) .045 – .065 (1.143 – 1.651) .020 (0.508) MIN .065 (1.651) TYP .008 – .015 (0.203 – 0.381) ( +.035 .325 –.015 +0.889 8.255 –0.381 NOTE: 1. DIMENSIONS ARE ) .120 (3.048) MIN .005 (0.127) .100 MIN (2.54) BSC .018 ± .003 (0.457 ± 0.076) N14 1103 INCHES MILLIMETERS *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm) 11267fa 10 LT1126/LT1127 U PACKAGE DESCRIPTIO SW Package 16-Lead Plastic Small Outline (Wide .300 Inch) (Reference LTC DWG # 05-08-1620) .050 BSC .045 ±.005 .030 ±.005 TYP .398 – .413 (10.109 – 10.490) NOTE 4 16 N 15 14 13 12 11 10 9 N .325 ±.005 .420 MIN .394 – .419 (10.007 – 10.643) NOTE 3 1 2 3 N/2 N/2 RECOMMENDED SOLDER PAD LAYOUT 1 .005 (0.127) RAD MIN .009 – .013 (0.229 – 0.330) .291 – .299 (7.391 – 7.595) NOTE 4 .010 – .029 × 45° (0.254 – 0.737) 3 4 5 6 7 .093 – .104 (2.362 – 2.642) 8 .037 – .045 (0.940 – 1.143) 0° – 8° TYP NOTE 3 .016 – .050 (0.406 – 1.270) NOTE: 1. DIMENSIONS IN 2 .050 (1.270) BSC .004 – .012 (0.102 – 0.305) .014 – .019 (0.356 – 0.482) TYP INCHES (MILLIMETERS) 2. DRAWING NOT TO SCALE 3. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS 4. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm) S16 (WIDE) 0502 11267fa Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 11 LT1126/LT1127 W W SCHE ATIC DIAGRA (1/2 LT1126, 1/4 LT1127) V+ 570µA 360µA Q7 100µA Q28 200pF 21k 21k 3.6k 3.6k 5pF Q27 Q18 Q9 Q10 Q17 Q8 OUTPUT Q26 Q19 NON-INVERTING INPUT (+) 20 Q25 Q3 Q20 20 V– Q1A Q2A Q1B 400 Q30 Q2B 67pF 20pF V+ Q13 INVERTING INPUT (–) Q29 V+ Q22 Q11 Q12 Q15 Q16 Q23 Q24 200µA 200µA 100µA 200 6k 200 6k 50 V– 1126-7 SS01 RELATED PARTS PART NUMBER DESCRIPTION COMMENTS LT1124/LT1125 Dual/Quad Low Noise High Speed Precision Op Amps Unity Gain Stable LT1037 Low Noise, High Speed Precision Op Amps 60MHz GBW, 11V/µs Slew Rate LT1678/LT1679 Dual/Quad Low Noise Rail-to-Rail Precision Op Amps 20MHz GBW, 100µV VOS LT1028 Ultralow Noise Precision High Speed Op Amps 1.1nV/√Hz Max, 0.85 µV/Hz Typ LT6230 215MHz, Rail-to-Rail Output Low Noise Op Amps 1.1nV/√Hz, 3.5mA Supply Current 11267fa 12 Linear Technology Corporation LT/LT 0705 REV A • PRINTED IN USA 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 ● FAX: (408) 434-0507 ● www.linear.com © LINEAR TECHNOLOGY CORPORATION 1992
LT1126CJ8 价格&库存

很抱歉,暂时无法提供与“LT1126CJ8”相匹配的价格&库存,您可以联系我们找货

免费人工找货