0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
APW34063JC-TRL

APW34063JC-TRL

  • 厂商:

    ANPEC(茂达电子)

  • 封装:

  • 描述:

    APW34063JC-TRL - 1.5A, DC/DC Switching Regulators - Anpec Electronics Coropration

  • 数据手册
  • 价格&库存
APW34063JC-TRL 数据手册
APW34063 1.5A, DC/DC Switching Regulators Features • • • • • • • • • Operation from 3.0V to 40V Input Low Standby Current Current Limiting Output Switch Current to 1.5A Output Voltage Adjustable Frequency Operation to 100kHz Precision 2% Reference SOP-8 and PDIP-8 packages Lead Free Available (RoHS Compliant) General Description The APW34063 is a monolithic control circuit containing the primary functions required for DC-to-DC converters. This device consists of an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This device was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components. Applications • DC/DC Converters Pin Description Switch Collector Switch Emitter Timing Capacitor GND 1 2 3 4 8 7 6 5 Driver Collector IPK Sense VCC Comparator Inverting Input Ordering and Marking Information APW34063 Lead Free Code Handling Code Temp. Range Package Code Package Code J : PDIP - 8 K : SOP-8 Temp. Range C : 0 to 70 ° C Handling Code TU : Tube TR : Tape & Reel Lead Free Code L : Lead Free Device Blank : Original Device APW34063 J : APW34063 XXXXX XXXXX - Date Code APW34063 K : APW34063 XXXXX XXXXX - Date Code Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte in plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders. Copyright © A NPEC Electronics Corp. Rev. A.3 - May., 2005 1 www.anpec.com.tw APW34063 Block Diagram Driver 8 Collector Q R Q1 IPK 7 Sense 100 2 Switch Emitter I PK Oscillator V CC 6 Comparator 1.25V Reference Regulator Comparator 5 Inverting Input 4 Gnd 3 Timing Capacitor CT S Q2 1 Switch Collector (Bottom View) Absolute Maximum Ratings Symbol VCC VIR VC(Switch) VE(Switch) VCE(Switch) VC(driver) IC(driver) ISW PD Note : 1. Maximum package power dissipation limits must be observed. Parameter Power Supply Voltage Comparator Input Voltage Range Switch Collector Voltage Switch Emitter Voltage (VPIN1=40V) Switch Collector to Emitter Voltage Driver Collector Voltage Driver Collector Current Switch Current Power Dissipation PDIP-8 SOP-8 (Note1) Value 40 -0.3 to +40 40 40 40 40 100 1.5 1.25 625 Unit Vdc Vdc Vdc Vdc Vdc Vdc mA A W mW Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 2 www.anpec.com.tw APW34063 Absolute Maximum Ratings (Cont.) Symbol TJ TA TStg Parameter Operating Junction Temperature Operating Ambient Temperature Range Storage Temperature Range Value +150 0 to +70 -65 to +150 Unit °C °C °C Thermal Characteristics Symbol R θJA Parameter Thermal Resistance − Junction to Ambient PDIP-8 SOP-8 Value 100 160 Unit °C/W Electrical Characteristics VCC=5.0V, TA=Tlow to Thigh Symbol (Note2) , unless otherwise specified. Test Conditions VPIN5=0V, CT=1.0nF, TA=25°C VCC=5.0V to 40V, TA=25°C VCC=5.0V to 40V, TA=25°C Pin7 to VCC, TA=25°C Ichg= Idischg, TA=25°C ISW =1.0A, Pins 1,8 connected ISW =1.0A, RPIN8=82Ω to VCC, Forced β=20 ISW =1.0A, VCE=5.0V, TA=25°C VCE=40V TA=25°C TA=Tlow to Thigh VCC=3.0V to 40V VIN=0V VCC=5.0V to 40V, CT=1.0nF, Pin7= VCC, Vpin5> VIN, Pin2=Gnd, remaining pins open APW34063 Unit Min. Typ. Max. 24 24 140 5.2 250 33 35 220 6.5 300 1.0 0.45 50 75 0.01 1.25 1.4 -20 42 42 260 7.5 350 1.3 V 0.7 100 1.275 1.29 5.0 -400 µΑ V mV nA mV kHz µA µA Parameter Oscillator FOSC Frequency Ichg Charge Current dischg I Discharge Current Discharge to Charge Current Idischg/Ichg Ratio Vipk(sense) Current Limit Sense Voltage Output Switch(Note3) Saturation Voltage, Darlington Connection VCE(sat) (Note4) Saturation Voltage hFE DC Current Gain C(off) I Collector Off-State Current Comparator VTH Regline Threshold Voltage 1.225 1.21 Threshold Voltage Line Regulation IIB Input bias Current Total Device ICC Supply Current 4.0 mA Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 3 www.anpec.com.tw APW34063 Electrical Characteristics (Cont.) Note : 2.Tlow=0°CV, T high=+70°C 3.Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible. 4.If the output switch is driven into hard saturation (non-Darlington configuration) at low switch currents (≤300mA) and high driver currents (≥30mA), it may take up to 2.0µ s for it to come out of saturation. This condition will shorten the off time at frequencies≥30kHz, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non-Darlington configuration is used, the following output drive condition is recommended : IC output ≥ 10 Forced β of output switch : IC driver - 7.0mA* * The 100Ω resistor in the emitter of the driver device requires about 7.0mA before the output switch conducts. Typical Application Circuits Step-Up Converter 170µ H L 8 180 SQ R Q1 7 100 Q2 1 2 R SC 0.22 IN5819 I PK Oscillator CT V IN 12V 100 6 3 CT Comp. 1.25V Reference Regulator 1500pF 5 4 R2 47k R1 2.2k 330 CO 1.0µ H V OUT 28V/175mA 100 optional Filter V OUT Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 4 www.anpec.com.tw APW34063 Typical Application Circuits (Cont.) External Current Boost Connections for IC Peak Greater than 1.5A R 8 1 VOUT 8 1 VOUT 7 2 RSC 7 2 RSC VIN 6 VIN 6 R 0 for constant VIN External NPN Switch External NPN Saturated Switch (see Note5) Note : 5.If the output switch is driven into hard saturation (non-Darlington configuration) at low switch currents ( ≤300mA) and high driver currents (≥30mA), it may take up to 2.0µ s to come out of saturation. This condition will shorten the off time at frequencies≥30kHz, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non-Darlington configuration is used, the following output drive condition is recommended. Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 5 www.anpec.com.tw APW34063 Typical Application Circuits (Cont.) Step-Down Converter 8 1 S R Q Q2 Q1 7 2 RSC 0.33 I PK Oscillator CT IN5819 3 220 µ H V IN 25V 100 6 Comp. 1.25V Reference Regulator 4 CT L 470pF 5 R2 3.6k 1.0 µ H V OUT 5.0V/500mA 470 CO 100 V OUT R1 1.2k optional Filter External Current Boost Connections for IC Peak Greater than 1.5A 8 1 8 1 VOUT 7 2 VOUT RSC RSC 7 2 VIN 6 VIN 6 External NPN Switch Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 6 External PNP Saturated Switch www.anpec.com.tw APW34063 Typical Application Circuits (Cont.) Voltage Inverting Converter 8 1 SQ R Q2 Q1 7 2 R SC 0.24 88 µ H IPK Oscillator L CT V IN 4.5V~6.0V 100 6 V CC 3 1.25V Reference Regulator 4 1500 pF Comp. IN5819 5 R1 953 V OUT -12V/100mA 1000 µ f CO 1.0 µ H V OUT 100 R2 8.2k optional Filter External Current Boost Connections for IC Peak Greater than 1.5A 8 1 8 1 VOUT 7 2 VOUT RSC 7 2 VIN 6 VIN 6 External NPN Switch Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 7 External PNP Saturated Switch www.anpec.com.tw APW34063 Design Formula Table Calculation ton / toff ton + toff toff ton CT Ipk(switch) Rsc L (min) CO Set-Up V out + V F - V in(min) V in(min) - V sat 1 f ton + toff ton +1 toff (t on + toff ) - toff 4.0 x 10-5 ton 2Iout(max) ton +1 toff 0.3 / Ipk(switch) V in(min) - V Sat ton(max) I pk(switch) Ioutt on 9 V ripple(pp) Step-Down V out + V F V in(min) - V sat - V out 1 f ton + toff ton +1 toff (ton + toff) - toff 4.0 x 10-5 t on 2Iout(max) Voltage-Inverting Iv outI + V F V in - V sat 1 f ton + toff ton +1 toff (ton + toff) - toff 4.0 x 10-5 t on 2Iout(max) ton +1 toff 0.3 / I pk(switch) V in(min) - V Sat ton(max) Ipk(switch) Ioutton 9 V ripple(pp) ( ) ( ) ( ) ( 0.3 / Ipk(switch) V in(min) - V Sat - V out ton(max) Ipk(switch) Ipk(switch)(ton + toff) 8V ripple(pp) ) ( ) Vsat = Saturation voltage of the output switch. VF = Forward voltage drop of the output rectifier. The following power supply characteristics must be chosen : Vin - Nominal input voltage.  R2  Vout - Desired output voltage, IVoutI = 1.25  1 +   R1  Iout - Desired output current. f min - Minimum desired output switching frequency at the selected values of Vin and Io. Vripple(pp) - Desired peak-to-peak output ripple voltage. In practice, the calculated capacitor value will need to be increased due to its equivalent series resistance and board layout. The ripple voltage should be kept to a low value since it will directly affect the line and load regulation. Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 8 www.anpec.com.tw APW34063 Packaging Information SOP-8 pin ( Reference JEDEC Registration MS-012) E H e1 D e2 A1 A 1 L 0.004max. Dim A A1 D E H L e1 e2 φ1 Millimeters Min. 1.35 0.10 4.80 3.80 5.80 0.40 0.33 1.27BSC 8° Max. 1.75 0.25 5.00 4.00 6.20 1.27 0.51 Min. 0.053 0.004 0.189 0.150 0.228 0.016 0.013 0.015X45 Inches Max. 0.069 0.010 0.197 0.157 0.244 0.050 0.020 0.50BSC 8° Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 9 www.anpec.com.tw APW34063 Packaging Information PDIP-8 pin ( Reference JEDEC Registration MS-001) D E1 1 E A L e2 e1 e3 A1 A2 1 E3 Dim Min. A A1 A2 D e1 e2 e3 E E1 E3 L φ1 0.38 2.92 9.02 Millimeters Max. 5.33 3.68 10.16 2.54BSC 0.36 1.14 7.62 BSC 6.10 2.92 15° 7.11 10.92 3.81 0.240 0.115 0.56 1.78 0.014 0.045 Min. 0.015 0.115 0.355 Inches Max. 0.210 0.145 0.400 0.100BSC 0.022 0.070 0.300 BSC 0.280 0.430 0.150 15° Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 10 www.anpec.com.tw APW34063 Physical Specifications Terminal Material Lead Solderability Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), 100%Sn Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3. Reflow Condition TP (IR/Convection or VPR Reflow) tp Critical Zone T L to T P Ramp-up Temperature TL Tsmax tL Tsmin Ramp-down ts Preheat 25 t 25 °C to Peak Time Classificatin Reflow Profiles Profile Feature Sn-Pb Eutectic Assembly Pb-Free Assembly Average ramp-up rate 3°C/second max. 3°C/second max. (TL to TP) Preheat 100°C 150°C - Temperature Min (Tsmin) 150°C 200°C - Temperature Max (Tsmax) 60-120 seconds 60-180 seconds - Time (min to max) (ts) Time maintained above: 183°C 217°C - Temperature (T L) 60-150 seconds 60-150 seconds - Time (tL) Peak/Classificatioon Temperature (Tp) See table 1 See table 2 Time within 5°C of actual 10-30 seconds 20-40 seconds Peak Temperature (tp) Ramp-down Rate 6°C/second max. 6°C/second max. 6 minutes max. 8 minutes max. Time 25°C to Peak Temperature Notes: All temperatures refer to topside of the package .Measured on the body surface. (mm) Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 11 www.anpec.com.tw APW34063 Classification Reflow Profiles(Cont.) Table 1. SnPb Entectic Process – Package Peak Reflow Temperature s P ackage Thickness Volume mm 3 Volume mm 3 < 350 ≥ 350 < 2.5 mm 240 +0/-5 ° C 225 +0/-5 ° C ≥ 2.5 mm 225 +0/-5 ° C 225 +0/-5 ° C T able 2. Pb-free Process – Package Classification Reflow Temperatures P ackage Thickness Volume mm 3 Volume mm 3 Volume mm 3 < 350 3 50-2000 > 2000 < 1.6 mm 260 +0 ° C* 260 +0 ° C* 260 +0 ° C* 1 .6 mm – 2.5 mm 260 +0 ° C* 250 +0 ° C* 245 +0 ° C* ≥ 2.5 mm ° C* ° C* 250 +0 245 +0 245 +0 ° C* s hall a ssure process compatibility up to and * Tolerance: The device manufacturer/supplier including the stated classification temperature (this means Peak reflow temperature +0 ° C. For example 260 ° C+0 ° C) at the rated MSL level. Reliability Test Program Test item SOLDERABILITY HOLT P CT TST ESD Latch-Up Method MIL-STD-883D-2003 MIL-STD-883D-1005.7 JESD-22-B,A102 MIL-STD-883D-1011.9 MIL-STD-883D-3015.7 JESD 78 Description 245°C, 5 SEC 1000 Hrs Bias @125° C 168 Hrs, 100% RH, 121° C -65°C~150°C, 200 Cycles VHBM > 2KV, VMM > 200V 10ms, 1tr > 1 00mA Carrier Tape & Reel Dimensions t P P1 D Po E F W Bo Ao Ko D1 Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 12 www.anpec.com.tw APW34063 Carrier Tape & Reel Dimensions(Cont.) T2 J C A B T1 Application A 330 ± 1 B 62 +1.5 D C 12.75+ 0.15 D1 J 2 ± 0.5 Po T1 12.4 ± 0.2 P1 2.0 ± 0.1 T2 2 ± 0.2 Ao 6.4 ± 0.1 W 12± 0. 3 Bo 5.2 ± 0. 1 P 8± 0.1 Ko E 1.75± 0.1 t SOP- 8 F 5.5± 1 1.55 +0.1 1.55+ 0.25 4.0 ± 0.1 2.1 ± 0.1 0.3 ±0.013 (mm) Cover Tape Dimensions Application SOP- 8 Carrier Width 12 Cover Tape Width 9.3 Devices Per Reel 2500 Customer Service Anpec Electronics Corp. Head Office : 5F, No. 2 Li-Hsin Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050 Taipei Branch : 7F, No. 137, Lane 235, Pac Chiao Rd., Hsin Tien City, Taipei Hsien, Taiwan, R. O. C. Tel : 886-2-89191368 Fax : 886-2-89191369 Copyright © ANPEC Electronics Corp. Rev. A.3 - May., 2005 13 www.anpec.com.tw
APW34063JC-TRL 价格&库存

很抱歉,暂时无法提供与“APW34063JC-TRL”相匹配的价格&库存,您可以联系我们找货

免费人工找货