0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
C0240QGLA-T

C0240QGLA-T

  • 厂商:

    AZDISPLAYS

  • 封装:

  • 描述:

    C0240QGLA-T - Approval Product Specification - AZ Displays

  • 数据手册
  • 价格&库存
C0240QGLA-T 数据手册
Document No.: Approval Product Specification Module name: C0240QGLA-T Issue date: 2008/12/03 Version: 1.6 Customer Approved by Customer Approved by CMEL PD Division ENG Division QA Dept FOR MORE INFORMATION: AZ DISPLAYS, INC. 75 COLUMBIA, ALISO VIEJO, CA 92656 Http://www.AZDISPLAYS.com Note: 1. The information contained may be changed without prior notice before approval. It is therefore advisable to contact Chi MEI EL Corp. before designing your product. 1 Document No.: Reversion History Version Ver.1.0 Ver.1.1 Ver.1.2 Ver.1.3 Ver.1.4 Date 2008/05/12 2008/05/16 2008/05/16 2008/05/28 2008/10/22 Page All 14 14 14 4 11 14 18 18 Description Specification was first issued Modify Initial Code(Vgh/Vgl) Modify Initial Code(Vgl) Modify Electro-Optical Characteristic (CIE_Gx) Mod Absolute maximum ratings (Modify to the Panel Operating Condition) Instruction data => Parameter data Add Gamma Setting Group Code Mod Pin-46 to be Output Pin from IC Add Notice of Pin-45/46/47/48 that: SDI=SDIN、SDO=SDOUT CSB=CS=NCS、RW_WRB=SCL Add “Test and measurement conditions” Add Notice of “Handling & Storage” Add Label (Optional) ID Position on Drawing Mod package by belt Mod the Range of Temperature Mod the Lifetime (From 20K to 30K) Ver.1.5 Ver.1.6 2008/11/07 2008/12/03 20 21 22 23 4 14 2 Document No.: 1. Purpose: This documentation defines general product specification for OLED module supplied by CMEL. The information described in this technical specification is tentative. Please Contact CMEL’s representative while your product is modified. 2. General Description: Driving Mode: Active Matrix. Color Mode: Full Color (262K color) Driver IC: S6E63D6, COG Assembly Interface: 1. MPU i80-system 18-/16-/9-/8-bit bus interface 2. MPU i68-system 18-/16-/9-/8-bit bus interface 3. Serial data transfer interface (SPI) 4. RGB 18-/16-/6-bit bus interface (DOTCLK, VSYNC, HSYNC, DE, DB17-0) Application: Cell phone etc.. RoHS Compatible 3. Mechanical Data: No. 1 2 3 4 5 6 7 Items Diagonal Size Resolution Pixel Pitch Active Area Outline Area(Glass) Thickness Weight Specification 2.4” 240 xRGBx320 0.051×0.153 36.72×48.96 42×58.6 1.65 (Typ) 12 (Typ) Unit Inch mm mm mm mm g 3 Document No.: 4. Absolute Maximum ratings: 4.1 Absolute ratings of environment: Item Storage Temperature Operating Ambient Temperature Symbol TST TOP Value Min. -40 -20 Max. +80 +60 Unit ºC ºC Note (1) (2) Note (1) The storage duration for both critical temperature (-40 & 80℃) meet reliability test criteria. (2) The operating duration for both critical temperature (-20 & 60℃) meet reliability test criteria. 4.2 Electrical absolute ratings: Item Power supply voltage 1 Power supply voltage 2 Power supply voltage 3 Power supply voltage 4 Symbol AR_Vdd AR_Vss VCI VDD3 (IOVcc) Unit V V V V Value +4.6V +/- 0.05 -4.4V +/- 0.1 +2.5 ~ +3.3 +1.65 ~ +3.3 4 Document No.: 5. Electrical Characteristic: 5.1 DC Characteristic 5 Document No.: 6 Document No.: 5.2 AC Characteristic 5.2.1 CPU interface M68 ( 7 Document No.: 5.2.2 CPU interface M80 ( 8 Document No.: Image Data format for 18bit CPU interface (262k color) Image Data format for 16bit CPU interface (65k color) Image Data format for 9bit CPU interface (262k color) Image Data format for 8bit CPU interface (65K color) Case 1: Case 2: Image Data format for 8bit CPU interface (262K color) 9 Document No.: 5.2.3 SPI ( 10 Document No.: ID RS RW (Note) RS = 0 : Index data RS = 1 : Parameter data 11 Document No.: 5.2.4 RGB Interface ( 12 Document No.: CLK DE DATA Image Data format for 18bit RGB interface (262k color) Image Data format for 16bit RGB interface (65k color) Image Data format for 6bit RGB interface (262k color) 13 Document No.: 6. Electro-Optical Characteristic: Items Operating Luminance Power Consumption Max. Current Response Time CIEx (White) CIEy( White) CIEx (Red) CIEy( Red) CIEx (Green) CIEy( Green) CIEx (Blue) CIEy( Blue) Viewing Angle Contrast Operation Lifetime Note: Measuring surrounding: dark room Surrounding temperature: 25oC IOVCC = 1.65V ~ 3.3V Symbol L Pon Icc Tres Wx Wy Rx Ry Gx Gy Bx By VA CR LTop Min 170 0.26 0.28 0.62 0.30 0.25 0.62 0.11 0.12 160 5000:1 30000 Typ. 200 260 0.31 0.33 0.66 0.34 0.29 0.66 0.15 0.16 170 10000:1 Max 230 300 120 50 0.36 0.38 0.70 0.38 0.33 0.70 0.19 0.20 - Unit Cd/m mW mA us 2 Remark (1)(5) 30% pixels on (1) (1) (2) (5) (5) (5) (5) (5) (5) (5) (5) Degree Hrs (3) (4) (1)(6) 1. Test condition: a. AR_VDD= 4.6V+/- 0.03V, AR_VSS= -4.4V+/- 0.03V b. IC Initial Register Setting: R03: 0x0030 // 16bit mode R10: 0x0000 // IC stand by off R18: 0x0028 // Frame Rate=80Hz RF8: 0x000F // VGH=+5V RF9: 0x0019 // VGL=-7V R05: 0x0001 // Display On Gamma Register Setting:(Gamma Setting Group:C) R70h 0x2B00 R71h 0x2C00 R72h 0x3280 R73h 0x2523 R74h 0x2319 R75h 0x2C24 R76h 0x251A R77h 0x2D2A R78h 0x281B 14 Document No.: 2.response Time test condition Tr 100% 90% Tf 10% Time 3.Viewing angle test condition: Vss(GND) ψ=270° Viewing Angle= CR>10 4.Contrast Luminance with all pixels white CR = Luminance with all pixels black 5.Optical tester: CA210 6. Brightness of 30% power consumption. Operating Life Time is defined when the luminance has decayed to less than 50% of the initial measured luminance before life test. 15 Document No.: 7. System Diagram: 16 Document No.: 8. Pin Assignment: PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 Symbol AR_VDD  AR_VSS  VCI  VCI1  GND  C12M  C12P  C11M  C11P  VLOUT1  C31P  C31M  C32P  C32M  VLOUT3  VLOUT2  C21P  C21M  VGS  IOVCC  SPB  ID_MIB  DB17  DB16  DB15  DB14  DB13  DB12  DB11  DB10  DB9  DB8  DB7  I/O I I I O I I I I I O I I I I O O I I I I I I I/O I/O I/O I/O A reference level for the grayscale voltage generation circuit. (connect to gnd) I/O power supply Select the CPU interface mode. (0=parallel interface 1=serial interface) Select the CPU type (0=intel 80x-system 1=motorola 68x-system) BI-directional data bus. When CPU I/F, 18-bit interface : DB 17-0 16-bit interface : DB 17-10 , DB 8-1 9-bit interface : DB 8-0 8-bit interface : DB 8-1 When RGB I/F 3rd booster output pin. (1u/16V) 2nd booster output pin. (1u/16V) External capacitance connect pin between C21M and C21P. (1u/10V) External capacitance connect pin between C32M and C32P (1u/10V) 1st booster output pin. (1u/10V) External capacitance connect pin between C31M and C31P (1u/10V) External capacitance connect pin between C11M and C11P (1u/10V) Positive voltage for OLED Nagative voltage for OLED Power supply for analog circuit(2.5v~3.3v) A reference voltage for 1st booster r(connect a 1u/10v capacitance to gnd) Ground External capacitance connect pin between C12M and C12P (1u/10V) Description Remarks I/O 18-bit interface : DB 17-0 18-bit interface : DB 17-0 I/O I/O I/O Fix unused pin to the VSS level I/O I/O I/O 16-bit interface : DB 17-10, DB 8-1 6-bit interface : DB 8-3 17 Document No.: 34 35 36 37 38 39 40 41 42 43 DB6  DB5  DB4  DB3  DB2  DB1  DB0  VSYNC  HSYNC  DOTCLK  I/O I/O I/O I/O I/O I/O I/O I I Frame-synchronizing signal. (VSPL=0 Low active, VSPL=1 High active) FIX this pin at VSS level if the pin is not used Line-synchronizing signal. (HSPL=0 Low active, HSPL=1 High active) FIX this pin at VSS level if the pin is not used Input pin for clock signal of external interface : dot clock. DPL=0 Display data is fetched at DOTCLK’s rising edge DPL=1 Display data is fetched at DOTCLK’s falling edge Fix this pin at VSS level if the pin is not used. Data enablesignal pin for RGB interface. EPL ENABLE 0 1 0 1 GRAM write Valid Invalid Invalid Valid GRAM address Updated Held Held Updated I 44 ENABLE  I 0 0 1 1 45 46 47 SDI  (SDIN)  SDO  (SDOUT)  CSB  (CS/NCS)  I O I 48 RW_WRB  (SCL)  I 49 RS  I 50 E_RDB  I For a serial peripheral interface (SPI), input data is fetched at the rising edge of the SCL signal, Fix SDI pin at VSS level if the pin is not used. For a serial peripheral interface (SPI), serves as the serial data output pin (SDO), Successive bits are output at the falling edge of the SCL signal. Chip select signal input pin. 0= driver IC is selected and can be accessed. 1= driver IC is not selected and cannot be accessed. Pin function CPU type Pin description Read/Write operation RW 68-system selection pin 0=write 1=read Write strobe signal.(Input pin) WRB 80_system Data is fetched at the rising edge. SCL SPI The synchronous clock signal Register select pin. 0=Index/status, 1=instruction parameter, GRAM data Must be fixed at VDD3 level when not used. Pin Function CPU type Pin description Read/Writeoperation enable E 68-system pin Read strobe signal. RDB 80_system Read out data at the low level When SPI mode is selected, fix this pin at VDD3 levle 18 Document No.: RESETB MVDD VREG1OUT VCI VGH VGL GND I O O I O O Reset pin initializes the IC when low. Should be reset after power-on. Internal power for RAM. Connect a capacitance to gnd. Connect a capacitance (1u/10v) to gnd. A reference level for the grayscale voltage. Connect a capacitance (1u/10v) to gnd. Power supply for analog circuit (2.5v~3.3v) The positive voltage used in the gate driver. Connect a capacitance (1u/10v) to gnd. The negative voltage used in the gate driver. Connect a capacitance (1u/10v) to gnd. Ground 19 Document No.: 9. Reliability Test: No. 1 2 3 4 5 6 7 Items 85°C, 240hrs -40°C, 240hrs 60°C, 240hrs -40°C, 240hrs 85°C, 85%RH, 240hrs 60°C, 90%RH, 240hrs -40°C ~85°C (-40°C /30min; transit/3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles Frequency: 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z Height: 76cm Sequence : 1 angle、3 edges and 6 faces Cycles: 1 Air discharge model, ±8kV, 10 times Specification High Temp. Storage Low Temp. Storage High Temp. Operation Low Temp. Operation High Temp / Humidity Storage High Temp / Humidity Operation Thermal shock 8 Vibration 9 Drop 10 ESD Test and measurement conditions All measurements shall not be started until the specimens attain to temperature stability. The degradation of Polarizer is ignored for item 1, 5 & 6. The test pattern at operating condition is 30%P.C. alternating pictures. Evaluation Criteria No damage to glass or encapsulation No drastic change to display Defects / Mura follow product specification Luminance: Within +/-50% of initial value Current consumption: within +/-50% of initial value 20 Document No.: 10. Handling: 10.1 Do not scratch the surface of the polarizer film as it is easily damaged. 10.2 When cleaning the display surface, use soft cloth with solvent (as recommended below) and wipe lightly Ethyl alcohol Isopropyl alcohol 10.3 Do not wipe the display surface with dry or hard materials that damage the polarizer surface. 10.4 Since this OLED panel is made of glass, dropping the module or banging it against hard objects may cause cracks or fragmentation. 10.5 Do not disassemble the OLED module as it may cause permanent damage. 10.6 Hold OLED very carefully when placing OLED module into the system housing. Do not excessive stress or pressure to OLED module. 11. Storage 11.1 Storing in a polyethylene bag with the opening sealed. 11.2 Placing in a dark place where neither exposure to direct sunlight nor any fluorescent light is permitted and keep at room temperature & room humidity. 11.3 Storing with no contact with polarizer surface. (It is recommended to store them in the inner container which we delivered.) 21 Document No.: 12. External Dimension: 22 Document No.: 13. Package: 23
C0240QGLA-T 价格&库存

很抱歉,暂时无法提供与“C0240QGLA-T”相匹配的价格&库存,您可以联系我们找货

免费人工找货