0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
PI6C2408-1WE

PI6C2408-1WE

  • 厂商:

    BCDSEMI(美台)

  • 封装:

    SOIC16

  • 描述:

    IC ZERO DELAY CLOCK BUFF 16SOIC

  • 数据手册
  • 价格&库存
PI6C2408-1WE 数据手册
OBSOLETE - PART DISCONTINUED PI6C2408 3.3V 4+4 Ouptut Zero-delay Clock Driver Features Description ÎÎMaximum rated frequency: 140 MHz The PI6C2408 is a PLL-based, zero-delay buffer, with the ability to distribute eight outputs of up to 140MHz at 3.3V. Two banks of four outputs exist, and, depending on product option ordered, can supply either reference frequency, prescaled half frequency, or multiplied 2x or 4x input clock frequencies. The PI6C2408 family has a power-sparing feature: when input SEL2 is 0, the component will 3-state one or both banks of outputs depending on the state of input SEL1. A PLL bypass test mode also exists. This product line is available in high-drive and industrial environment versions. ÎÎLow cycle-to-cycle jitter ÎÎInput to output delay, less than 150ps ÎÎExternal feedback pin allows outputs to be synchronized to the clock input ÎÎ5V tolerant CLKIN input ÎÎOperates at 3.3V VDD ÎÎ Test mode allows bypass of the PLL for system testing purposes (e.g., IBIS measurements) An external feedback pin is used to synchronize the outputs to the input; the relationship between loading of this signal and the other outputs determines the input-output delay. ÎÎClock frequency multipliers ½x to 4x dependent on option ÎÎPackaging (Pb-free and Green available): The PI6C2408 is characterized for both commercial and industrial operation. àà 16-pin, 150-mil SOIC (W) àà 16-pin 173-mil TSSOP (L) Block Diagram FB_IN CLKIN ÷2 Pin Configuration PLL OUTA1 MUX Option (-3, -4) SEL1 SEL2 OUTA3 OUTA4 Decode Logic ÷2 16 1 15 2 14 3 4 16-Pin 13 5 W, L 12 11 6 10 7 9 8 FB_IN OUTA4 OUTA3 VDD GND OUTB4 OUTB3 SEL1 OUTB3 PI6C2408 (-1, -1H, -2, -3, -4) PLL OUTB1 OUTB2 Option (-2, -3) FB_IN CLKIN CLKIN OUTA1 OUTA2 VDD GND OUTB1 OUTB2 SEL2 OUTA2 OUTB4 OUTA1 MUX OUTA2 OUTA3 SEL2 SEL1 OUTA4 Decode Logic ÷2 PI6C2408-6 MUX OUTB1 OUTB2 OUTB3 OUTB4 11-0005 1 www.pericom.com PS8589L 04/30/10 PI6C2408 3.3V 4+4 Ouptut Zero-delay Clock Driver Input Select Decoding for PI6C2408 (-1, -1H,-4) SEL2 SEL1 OUTA [1-4] OUTB [1-4] Output Source PLL 0 0 3-State 3-State PLL OFF 0 1 PLL 3-State PLL ON 1 0 CLKIN CLKIN CLKIN OFF 1 1 PLL PLL PLL ON Input Select Decoding for PI6C2408 (-2,-3) SEL2 SEL1 OUTA [1-4] OUTB [1-4] Output Source PLL 0 0 3-State 3-State PLL OFF 0 1 PLL 3-State PLL ON 1 0 CLKIN CLKIN/2 CLKIN OFF 1 1 PLL PLL PLL ON Input Select Decoding for PI6C2408-6 SEL2 SEL1 OUTA [1-4] OUTB [1-4] Output Source PLL 0 0 3-State 3-State PLL OFF 0 1 CLKIN CLKIN/2 CLKIN OFF 1 0 PLL PLL PLL ON 1 1 PLL PLL/2 PLL ON PI6C2408 Configurations Device Feedback From OUTA [1-4] Frequency OUTB [1-4] Frequency PI6C2408-1 OUTA or OUTB CLKIN CLKIN PI6C2408-1H OUTA or OUTB CLKIN CLKIN PI6C2408-2 OUTA CLKIN CLKIN/2 PI6C2408-2 OUTB 2X CLKIN CLKIN PI6C2408-3 OUTA 2X CLKIN CLKIN or CLKIN(1) PI6C2408-3 OUTB 4X CLKIN 2X CLKIN PI6C2408-4 OUTA or OUTB 2X CLKIN 2XCLKIN PI6C2408-6 OUTA CLKIN CLKIN or CLKIN/2 PI6C2408-6 OUTB CLKIN or 2X CLKIN CLKIN Note: 1. Output phase is indeterminant (0° or 180° from CLKIN) 11-0005 2 www.pericom.com PS8589L 04/30/10 PI6C2408 3.3V 4+4 Ouptut Zero-delay Clock Driver Pin Description Pin Signal Description 1 CLKIN Input clock reference frequency (weak pull-down) 2, 3, 14, 15 OUTA[1-4] Clock output, Bank A (weak pull-down) 4, 13 VDD 3.3V supply 5, 12 GND Ground 6, 7, 10 ,11 OUTB[1-4] Clock output, Bank B (weak pull-down) 8 SEL2 Select input, bit 2 (weak pull-up) 9 SEL1 Select input, bit 1 (weak pull-up) 16 FB_IN PLL feedback input Zero Delay and Skew Control CLKIN - Input to OUTA/OUTB Delay (ps) CLKIN Input to Output Bank Delay vs. Difference in Loading between FB_IN pin and OUTA/OUTB pins 800 600 400 200 0 -200 -25 -20 -15 -10 0 -5 -400 5 10 15 20 25 PI6C2408-1H -600 -800 PI6C2408-1,2,3,4,6 -900 -1000 Output Load Difference: FB_IN Load - OUTA/OUTB Load (pF) The relationship between loading of the FB_IN signal and other outputs determines the input-output delay. Zero delay is achieved when all outputs, including feedback, are loaded equally. 11-0005 3 www.pericom.com PS8589L 04/30/10 PI6C2408 3.3V 4+4 Ouptut Zero-delay Clock Driver Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested) Supply Voltage to Ground Potential...................... –0.5V to +7.0V Note: DC Input Voltage (Except CLKIN)............. –0.5V to VDD +0.5V Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. DC Input Voltage CLKIN............................................... –0.5 to 7V Storage Temperature............................................. –65ºC to +150ºC Maximum Soldering Temperature (10 seconds).................260ºC Junction Temperature............................................................. 150ºC Static Discharge Voltage* . .................................................. >2000V *per MIL-STD-883, Method 3015 Operating Conditions Parameter Description VDD Supply Voltage TA CL CIN Min. Max. Commercial 3.0 3.6 Industrial 3.135 3.465 Commerical Operating Temperature 0 70 Industrial Operating Temperature –40 85 Load Capacitance, below 100 MHz ¾ 30 Load Capacitance, from 100 MHz to 140MHz ¾ 15 Input Capacitance ¾ 7 Units V ºC pF DC Electrical Characteristics for Industrial Temperature Devices Parameter Description VIL Input LOW Voltage VIH Input HIGH Voltage IIL Input LOW Current VIN = 0V 50.0 IIH Input HIGH Current VIN = VDD 100.0 VOL Output LOW Voltage IOL = 8mA (–1, –2, –3,–4, –6); IOL = 12mA (–1H) 0.4 VOH Output HIGH Voltage IOH = –8mA (–1, –2, –3,–4, –6); IOH = –12mA (–1H) IDD (PD mode) Pwr Dwn Supply Current SEL1 = 0 (–1, –2, –3, –4, –1H); SEL2 = 0 (–6) IDD Supply Current 11-0005 Test Conditions Min. Max. 0.8 2.0 2.4 25.0 Unloaded outputs 100 MHz, Select inputs at VDD or GND 70.0 (–1H) 39.0 Unloaded outputs 33MHz, CLKIN, except (–1H) 20.0 www.pericom.com V mA V mA 54.0 Unloaded outputs 66 MHz, CLKIN, except (–1H) 4 Units PS8589L mA 04/30/10 PI6C2408 3.3V 4+4 Ouptut Zero-delay Clock Driver AC Electrical Characteristics for Industrial Temperature Devices Parameters Name Test Conditions FO Output Frequency Duty Cycle(1) (–1, –2, –3, –4, –6) tDC Duty Cycle(1) (–1H) tR 15pF load Measured at VDD/2, FOUT
PI6C2408-1WE 价格&库存

很抱歉,暂时无法提供与“PI6C2408-1WE”相匹配的价格&库存,您可以联系我们找货

免费人工找货