ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
ADC14DC105 Dual 14-Bit, 105 MSPS A/D Converter with CMOS Outputs
Check for Samples: ADC14DC105
FEATURES
DESCRIPTION
•
The ADC14DC105 is a high-performance CMOS
analog-to-digital converter capable of converting two
analog input signals into 14-bit digital words at rates
up to 105 Mega Samples Per Second (MSPS). These
converters use a differential, pipelined architecture
with digital error correction and an on-chip sampleand-hold circuit to minimize power consumption and
the external component count, while providing
excellent dynamic performance. A unique sampleand-hold stage yields a full-power bandwidth of 1
GHz. The ADC14DC105 may be operated from a
single +3.0 V or +3.3V power supply. A power-down
feature reduces the power consumption to very low
levels while still allowing fast wake-up time to full
operation. The differential inputs provide a 2V full
scale differential input swing. A stable 1.2V internal
voltage reference is provided, or the ADC14DC105
can be operated with an external 1.2V reference.
Output data format (offset binary versus 2's
complement) and duty cycle stabilizer are pinselectable. The duty cycle stabilizer maintains
performance over a wide range of clock duty cycles.
1
2
•
•
•
•
•
•
Internal Sample-and-Hold Circuit and Precision
Reference
Low Power Consumption
Clock Duty Cycle Stabilizer
Single +3.0V or +3.3V Supply Operation
Power-Down Mode
Offset Binary or 2's Complement Output Data
Format
60-pin WQFN Package, (9x9x0.8mm, 0.5mm
Pin-Pitch)
KEY SPECIFICATIONS
•
•
•
•
•
•
Resolution: 14 Bits
Conversion Rate: 105 MSPS
SNR (fIN = 170 MHz): 71 dBFS (typ)
SFDR (fIN = 170 MHz): 83 dBFS (typ)
Full Power Bandwidth: 1 GHz (typ)
Power Consumption:
690 mW (typ), VA=3.0 V
800 mW (typ), VA=3.3 V
The ADC14DC105 is available in a 60-lead WQFN
package and operates over the industrial temperature
range of −40°C to +85°C.
APPLICATIONS
•
•
•
•
•
High IF Sampling Receivers
Wireless Base Station Receivers
Test and Measurement Equipment
Communications Instrumentation
Portable Instrumentation
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2007–2013, Texas Instruments Incorporated
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
Block Diagram
2
Ref.Decoupling
VREF
14
14-Bit Pipelined
ADC Core
VINA
14
CHANNEL A
DA0-DA13
3
Reference
A
Timing
Generation
CLK
Ref.Decoupling
Output
Buffers
3
Reference
B
2
14-Bit Pipelined
ADC Core
VINB
14
DRDY
Output
Buffers
14
CHANNEL B
DB0-DB13
2
DA13 (MSB)
DA12
DA11
DA10
DRGND
VDR
DA9
DA8
DA7
DA6
55
54
53
52
51
49
48
47
46
50
PD_A
N/C
58
56
VA
59
57
VA
VREF
60
Connection Diagram
AGND
VINA-
1
45
DA5
2
44
DA4
VINA+
3
43
DA3
AGND
4
42
DA2
VRPA
5
41
DA1
VRNA
6
40
DA0 (LSB)
VCMOA
7
39
DRDY
VA
8
38
VCMOB
9
37
VDR
DRGND
ADC14DC105
(top view)
VRNB
10
36
DB13 (MSB)
VRPB
AGND
VINB+
11
35
DB12
12
34
DB11
13
33
DB10
VINB-
14
32
DB9
AGND
15
31
DB8
17
18
19
20
21
22
23
24
25
26
27
28
29
30
VA
CLK
PD_B
DB0 (LSB)
DB1
DB2
DB3
DRGND
VDR
DB4
DB5
DB6
DB7
OF/DCS
16
VA
* Exposed Pad
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
Table 1. PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS
Pin No.
Symbol
Equivalent Circuit
Description
ANALOG I/O
3
13
VINA+
VINB+
VA
2
14
Differential analog input pins. The differential full-scale input signal
level is 2VP-P with each input pin signal centered on a common mode
voltage, VCM.
VINAVINBAGND
5
11
VRPA
VRPB
7
9
VCMOA
VCMOB
VA
VA
VA
6
10
VA
VRNA
VRNB
These pins should each be bypassed to AGND with a low ESL
(equivalent series inductance) 1 µF capacitor placed very close to
the pin to minimize stray inductance. An 0201 size 0.1 µF capacitor
should be placed between VRP and VRN as close to the pins as
possible, and a 1 µF capacitor should be placed in parallel.
VRP and VRN should not be loaded. VCMO may be loaded to 1mA for
use as a temperature stable 1.5V reference.
It is recommended to use VCMO to provide the common mode
voltage, VCM for the differential analog inputs.
AGND
AGND
VA
59
Reference Voltage. This device provides an internally developed
1.2V reference. When using the internal reference, VREF should be
decoupled to AGND with a 0.1 µF and a 1µF, low equivalent series
inductance (ESL) capacitor.
This pin may be driven with an external 1.2V reference voltage.
This pin should not be used to source or sink current when the
internal reference is used.
VREF
AGND
DIGITAL I/O
VA
19
OF/DCS
AGND
This is a four-state pin controlling the input clock mode and output
data format.
OF/DCS = VA, output data format is 2's complement without duty
cycle stabilization applied to the input clock.
OF/DCS = AGND, output data format is offset binary, without duty
cycle stabilization applied to the input clock.
OF/DCS = (2/3)*VA, output data is 2's complement with duty cycle
stabilization applied to the input clock.
OF/DCS = (1/3)*VA, output data is offset binary with duty cycle
stabilization applied to the input clock.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
3
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
Table 1. PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS (continued)
Pin No.
18
Symbol
Equivalent Circuit
CLK
VA
57
20
Description
The clock input pin.
The analog inputs are sampled on the rising edge of the clock input.
This is a two-state input controlling Power Down.
PD = VA, Power Down is enabled and power dissipation is reduced.
PD = AGND, Normal operation.
PD_A
PD_B
AGND
Digital data output pins that make up the 14-bit conversion result for
Channel A. DA0 (pin 40) is the LSB, while DA13 (pin 55) is the MSB
of the output word. Output levels are CMOS compatible.
40-49,
52-55
DA0-DA9,
DA10-DA13
21-24,
27-36
DB0-DB3,
DB4-DB13
Digital data output pins that make up the 14-bit conversion result for
Channel B. DB0 (pin 21) is the LSB, while DB13 (pin 36) is the MSB
of the output word. Output levels are CMOS compatible.
39
DRDY
Data Ready Strobe. The data output transition is synchronized with
the falling edge of this signal. This signal switches at the same
frequency as the CLK input.
VDR
DRGND
VA
DRGND
ANALOG POWER
8, 16, 17, 58,
60
VA
Positive analog supply pins. These pins should be connected to a
quiet source and be bypassed to AGND with 0.1 µF capacitors
located close to the power pins.
1, 4, 12, 15,
Exposed Pad
AGND
The ground return for the analog supply.
The exposed pad on back of package must be soldered to ground
plane to ensure rated performance.
26, 38,50
VDR
Positive driver supply pin for the output drivers. This pin should be
connected to a quiet voltage source and be bypassed to DRGND
with a 0.1 µF capacitor located close to the power pin.
25, 37, 51
DRGND
DIGITAL POWER
4
The ground return for the digital output driver supply. This pins
should be connected to the system digital ground, but not be
connected in close proximity to the ADC's AGND pins.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings (1) (2) (3)
−0.3V to 4.2V
Supply Voltage (VA, VDR)
−0.3V to (VA +0.3V)
Voltage on Any Pin
(Not to exceed 4.2V)
Input Current at Any Pin other than Supply Pins (4)
±5 mA
Package Input Current (4)
±50 mA
Max Junction Temp (TJ)
Thermal Resistance (θJA)
+150°C
(5)
ESD Rating (6)
30°C/W
Human Body Model
2500V
Machine Model
250V
−65°C to +150°C
Storage Temperature
Soldering process must comply with Reflow Temperature Profile specifications. Refer to www.ti.com/packaging (7)
(1)
(2)
(3)
(4)
(5)
(6)
(7)
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is guaranteed to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test
conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance
characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the
maximum Operating Ratings is not recommended.
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications
All voltages are measured with respect to GND = AGND = DRGND = 0V, unless otherwise specified.
When the input voltage at any pin exceeds the power supplies (that is, VIN < AGND, or VIN > VA), the current at that pin should be
limited to ±5 mA. The ±50 mA maximum package input current rating limits the number of pins that can safely exceed the power
supplies with an input current of ±5 mA to 10.
The maximum allowable power dissipation is dictated by TJ,max, the junction-to-ambient thermal resistance, (θJA), and the ambient
temperature, (TA), and can be calculated using the formula PD,max = (TJ,max - TA )/θJA. The values for maximum power dissipation listed
above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the
power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.
Human Body Model is 100 pF discharged through a 1.5 kΩ resistor. Machine Model is 220 pF discharged through 0 Ω.
Reflow temperature profiles are different for lead-free and non-lead-free packages.
Operating Ratings (1) (2)
−40°C ≤ TA ≤ +85°C
Operating Temperature
Supply Voltage (VA)
+2.7V to +3.6V
Output Driver Supply (VDR)
Clock Duty Cycle
2.4V to VA
(DCS Enabled)
(DCS Disabled)
VCM
(2)
45/55 %
1.4V to 1.6V
≤100mV
|AGND-DRGND|
(1)
30/70 %
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is guaranteed to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test
conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance
characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the
maximum Operating Ratings is not recommended
All voltages are measured with respect to GND = AGND = DRGND = 0V, unless otherwise specified
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
5
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
Converter Electrical Characteristics
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = +3.3V, VDR = +2.5V, Internal VREF
= +1.2V, fCLK = 105 MHz, VCM = VCMO, CL = 5 pF/pin. Typical values are for TA = 25°C. Boldface limits apply for TMIN ≤ TA ≤
TMAX. All other limits apply for TA = 25°C (1) (2)
Symbol
Parameter
Typical
Conditions
(3)
Limits
Units
(Limits)
STATIC CONVERTER CHARACTERISTICS
Resolution with No Missing Codes
Integral Non Linearity (4)
INL
±1.9
14
Bits (min)
4
LSB (max)
-4
LSB (min)
1.5
LSB (max)
DNL
Differential Non Linearity
±0.5
-0.9
LSB (min)
PGE
Positive Gain Error
0.2
±1
%FS (max)
NGE
Negative Gain Error
0.2
±1
%FS (max)
TC PGE
Positive Gain Error Tempco
−40°C ≤ TA ≤ +85°C
-8
TC NGE
Negative Gain Error Tempco
−40°C ≤ TA ≤ +85°C
-12
VOFF
Offset Error
TC VOFF
Offset Error Tempco
0.1
−40°C ≤ TA ≤ +85°C
ppm/°C
ppm/°C
±0.55
10
%FS (max)
ppm/°C
Under Range Output Code
0
0
Over Range Output Code
16383
16383
REFERENCE AND ANALOG INPUT CHARACTERISTICS
VCMO
Common Mode Output Voltage
1.5
1.45
1.56
V (min)
V (max)
VCM
Analog Input Common Mode Voltage
1.5
1.4
1.6
V (min)
V (max)
CIN
VIN Input Capacitance (each pin to
GND) (5)
VIN = 1.5 Vdc ± 0.5 V
(CLK LOW)
8.5
(CLK HIGH)
3.5
pF
1.176
1.224
V (min)
V (max)
VREF
Internal Reference Voltage
TC VREF
Internal Reference Voltage Tempco
18
ppm/°C
VRP
Internal Reference Top
2
V
VRN
Internal Reference Bottom
1
Internal Reference Accuracy
EXT
VREF
(1)
(2)
(3)
(4)
(5)
6
1.20
pF
−40°C ≤ TA ≤ +85°C
(VRP-VRN)
External Reference Voltage
V
1
0.89
1.06
V (Min)
V (max)
1.20
1.176
1.224
V (Min)
V (max)
The inputs are protected as shown below. Input voltage magnitudes above VA or below GND will not damage this device, provided
current is limited per Note 4 in the Absolute Maximum Ratings table. However, errors in the A/D conversion can occur if the input goes
above 2.6V or below GND as described in the Operating Ratings section, see Figure 1.
With a full scale differential input of 2VP-P , the 14-bit LSB is 122.1 µV.
Typical figures are at TA = 25°C and represent most likely parametric norms at the time of product characterization. The typical
specifications are not guaranteed.
Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through
positive and negative full-scale.
The input capacitance is the sum of the package/pin capacitance and the sample and hold circuit capacitance.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
Dynamic Converter Electrical Characteristics
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = +3.3V, VDR = +2.5V, Internal VREF
= +1.2V, fCLK = 105 MHz, VCM = VCMO, CL = 5 pF/pin, . Typical values are for TA = 25°C. Boldface limits apply for TMIN ≤ TA
≤ TMAX. All other limits apply for TA = 25°C (1) (2)
Symbol
Parameter
Conditions
Typical
(3)
Limits
Units
(Limits)
(4)
DYNAMIC CONVERTER CHARACTERISTICS, AIN= -1dBFS
FPBW
SNR
SFDR
ENOB
THD
H2
(2)
(3)
(4)
Spurious Free Dynamic Range
Effective Number of Bits
Total Harmonic Disortion
Third Harmonic Distortion
SINAD
(1)
Signal-to-Noise Ratio
Second Harmonic Distortion
H3
IMD
Full Power Bandwidth
-1 dBFS Input, −3 dB Corner
1.0
GHz
fIN = 10 MHz
74
dBFS
fIN = 70 MHz
73.5
dBFS
fIN = 170 MHz
71
fIN = 240 MHz
70
dBFS
fIN = 10 MHz
90
dBFS
69.4
dBFS
fIN = 70 MHz
86
fIN = 170 MHz
83
dBFS
fIN = 240 MHz
80
dBFS
fIN = 10 MHz
12
Bits
fIN = 70 MHz
11.9
fIN = 170 MHz
11.4
fIN = 240 MHz
11.2
Bits
fIN = 10 MHz
−86
dBFS
fIN = 70 MHz
−85
fIN = 170 MHz
−82
78
dBFS
Bits
11.1
Bits
dBFS
-76.5
dBFS
fIN = 240 MHz
-78
dBFS
fIN = 10 MHz
−95
dBFS
fIN = 70 MHz
−90
dBFS
fIN = 170 MHz
−83
fIN = 240 MHz
-80
dBFS
fIN = 10 MHz
−90
dBFS
fIN = 70 MHz
−86
dBFS
fIN = 170 MHz
−85
fIN = 240 MHz
-80
dBFS
fIN = 10 MHz
73.7
dBFS
-78
-78
dBFS
dBFS
fIN = 70 MHz
73.2
fIN = 170 MHz
70.7
fIN = 240 MHz
69.4
dBFS
Intermodulation Distortion
fIN = 20 MHz and 21 MHz, each -7dBFS
-84
dBFS
Crosstalk
0 MHz tested channel, fIN = 10 MHz at 1dBFS other channel
-100
dBFS
Signal-to-Noise and Distortion Ratio
dBFS
68.6
dBFS
The inputs are protected as shown below. Input voltage magnitudes above VA or below GND will not damage this device, provided
current is limited per Note 4 in the Absolute Maximum Ratings table. However, errors in the A/D conversion can occur if the input goes
above 2.6V or below GND as described in the Operating Ratings section, see Figure 1.
With a full scale differential input of 2VP-P , the 14-bit LSB is 122.1 µV.
Typical figures are at TA = 25°C and represent most likely parametric norms at the time of product characterization. The typical
specifications are not guaranteed.
This parameter is specified in units of dBFS - indicating the value that would be attained with a full-scale input signal.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
7
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
Logic and Power Supply Electrical Characteristics
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = +3.3V, VDR = +2.5V, Internal VREF
= +1.2V, fCLK = 105 MHz, VCM = VCMO, CL = 5 pF/pin. Typical values are for TA = 25°C. Boldface limits apply for TMIN ≤ TA ≤
TMAX. All other limits apply for TA = 25°C (1) (2)
Symbol
Parameter
Conditions
Typical
(3)
Limits
Units
(Limits)
DIGITAL INPUT CHARACTERISTICS (CLK, PD_A,PD_B)
VIN(1)
Logical “1” Input Voltage
VA = 3.3V
2.0
V (min)
VIN(0)
Logical “0” Input Voltage
VA = 3.0V
0.8
V (max)
IIN(1)
Logical “1” Input Current
VIN = 3.3V
10
µA
IIN(0)
Logical “0” Input Current
VIN = 0V
−10
µA
CIN
Digital Input Capacitance
5
pF
DIGITAL OUTPUT CHARACTERISTICS (DA0-DA13,DB0-DB13,DRDY)
VOUT(1)
Logical “1” Output Voltage
IOUT = −0.5 mA , VDR = 2.4V
VOUT(0)
Logical “0” Output Voltage
IOUT = 1.6 mA, VDR = 2.4V
+ISC
Output Short Circuit Source Current
VOUT = 0V
−10
mA
−ISC
Output Short Circuit Sink Current
VOUT = VDR
10
mA
COUT
Digital Output Capacitance
5
pF
2.0
V (min)
0.4
V (max)
POWER SUPPLY CHARACTERISTICS
IA
Analog Supply Current
Full Operation
242
IDR
Digital Output Supply Current
Full Operation (4)
32
(1)
(2)
(3)
(4)
8
(4)
Power Consumption
Excludes IDR
Power Down Power Consumption
PD_A=PD_B=VA
800
33
273
mA (max)
mA
900
mW (max)
mW
The inputs are protected as shown below. Input voltage magnitudes above VA or below GND will not damage this device, provided
current is limited per Note 4 in the Absolute Maximum Ratings table. However, errors in the A/D conversion can occur if the input goes
above 2.6V or below GND as described in the Operating Ratings section, see Figure 1.
With a full scale differential input of 2VP-P , the 14-bit LSB is 122.1 µV.
Typical figures are at TA = 25°C and represent most likely parametric norms at the time of product characterization. The typical
specifications are not guaranteed.
IDR is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins,
the supply voltage, VDR, and the rate at which the outputs are switching (which is signal dependent). IDR=VDR(C0 x f0 + C1 x f1 +....C13 x
f13) where VDR is the output driver power supply voltage, Cn is total capacitance on the output pin, and fn is the average frequency at
which that pin is toggling.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
Timing and AC Characteristics
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = +3.3V, VDR = +2.5V, Internal VREF
= +1.2V, fCLK = 105 MHz, VCM = VCMO, CL = 5 pF/pin. Typical values are for TA = 25°C. Timing measurements are taken at
50% of the signal amplitude. Boldface limits apply for TMIN ≤ TA ≤ TMAX. All other limits apply for TA = 25°C (1) (2)
Symb
Parameter
Conditions
Typical
(3)
Maximum Clock Frequency
Minimum Clock Frequency
Limits
Units
(Limits)
105
MHz (max)
20
MHz (min)
tCH
Clock High Time
4
tCL
Clock Low Time
4
tCONV
Conversion Latency
tOD
Output Delay of CLK to DATA
Relative to rising edge of CLK
tSU
Data Output Setup Time
tH
Data Output Hold Time
tAD
Aperture Delay
0.6
ns
tAJ
Aperture Jitter
0.1
ps rms
(1)
(2)
(3)
ns
ns
7
Clock Cycles
6.7
4.6
8.8
ns (min)
ns (max)
Relative to DRDY
4
3
ns (min)
Relative to DRDY
5.5
3.8
ns (min)
The inputs are protected as shown below. Input voltage magnitudes above VA or below GND will not damage this device, provided
current is limited per Note 4 However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described
in the Operating Ratings section.Figure 1
With a full scale differential input of 2VP-P , the 14-bit LSB is 122.1 µV.
Typical figures are at TA = 25°C and represent most likely parametric norms at the time of product characterization. The typical
specifications are not guaranteed.
VA
I/O
To Internal Circuitry
AGND
Figure 1.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
9
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
Specification Definitions
APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for
conversion.
APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample.
Aperture jitter manifests itself as noise in the output.
CLOCK DUTY CYCLE is the ratio of the time during one cycle that a repetitive digital waveform is high to the
total time of one period. The specification here refers to the ADC clock input signal.
COMMON MODE VOLTAGE (VCM) is the common DC voltage applied to both input terminals of the ADC.
CONVERSION LATENCY is the number of clock cycles between initiation of conversion and when that data is
presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay
plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the
conversion by the pipeline delay.
CROSSTALK is coupling of energy from one channel into the other channel.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1
LSB.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise
and Distortion Ratio or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is
equivalent to a perfect ADC of this (ENOB) number of bits.
FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental
drops 3 dB below its low frequency value for a full scale input.
GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated as:
Gain Error = Positive Full Scale Error − Negative Full Scale Error
(1)
It can also be expressed as Positive Gain Error and Negative Gain Error, which are calculated as:
PGE = Positive Full Scale Error - Offset Error NGE = Offset Error - Negative Full Scale Error
(2)
INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a best fit straight
line. The deviation of any given code from this straight line is measured from the center of that code value.
INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two
sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in
the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.
LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is VFS/2n,
where “VFS” is the full scale input voltage and “n” is the ADC resolution in bits.
MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC is guaranteed not
to have any missing codes.
MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.
NEGATIVE FULL SCALE ERROR is the difference between the actual first code transition and its ideal value of
½ LSB above negative full scale.
OFFSET ERROR is the difference between the two input voltages [(VIN+) – (VIN-)] required to cause a transition
from code 8191 to 8192.
OUTPUT DELAY is the time delay after the falling edge of the clock before the data update is presented at the
output pins.
PIPELINE DELAY (LATENCY) See CONVERSION LATENCY.
POSITIVE FULL SCALE ERROR is the difference between the actual last code transition and its ideal value of
1½ LSB below positive full scale.
POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well the ADC rejects a change in the power
supply voltage. PSRR is the ratio of the Full-Scale output of the ADC with the supply at the minimum DC supply
limit to the Full-Scale output of the ADC with the supply at the maximum DC supply limit, expressed in dB.
10
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms
value of the sum of all other spectral components below one-half the sampling frequency, not including
harmonics or DC.
SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the
input signal to the rms value of all of the other spectral components below half the clock frequency, including
harmonics but excluding d.c.
SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the
input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum
that is not present at the input.
TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the rms total of the first six harmonic
levels at the output to the level of the fundamental at the output. THD is calculated as:
where
•
where f1 is the RMS power of the fundamental (output) frequency and f2 through f7 are the RMS power of the
first six harmonic frequencies in the output spectrum.
SECOND HARMONIC DISTORTION (2ND HARM) is the difference expressed in dB, between the RMS
power in the input frequency at the output and the power in its 2nd harmonic level at the output.
THIRD HARMONIC DISTORTION (3RD HARM) is the difference, expressed in dB, between the RMS power
in the input frequency at the output and the power in its 3rd harmonic level at the output.
Timing Diagrams
Sample N + 9
Sample N + 10
|
VINA
Sample N + 8
Sample N + 7
Sample N + 6
Sample N
VINB
tAD
Clock N
1
FCLK
Clock N + 7
90%
CLK
|
10%
tCH
tCL
tr
90%
10%
tf
DRDY
|
Latency ( tCONV )
tOD
| |
DA0 - DA13
DB0 - DB13
Data N - 1
Data N + 1
Data N
tSU
Data N + 2
tH
Figure 2. Output Timing
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
11
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
Transfer Characteristic
Figure 3. Transfer Characteristic
12
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
Typical Performance Characteristics DNL, INL
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = +3.3V, VDR = +2.5V, Internal VREF
= +1.2V, fCLK = 105 MHz, 50% Duty Cycle, DCS disabled, VCM = VCMO, TA = 25°C.
DNL
INL
Figure 4.
Figure 5.
Typical Performance Characteristics
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = +3.3V, VDR = +2.5V, Internal VREF
= +1.2V, fCLK = 105 MHz, 50% Duty Cycle, DCS disabled, VCM = VCMO, fIN = 170 MHz, TA = 25°C.
SNR, SINAD, SFDR vs. VA
Distortion vs. VA
Figure 6.
Figure 7.
SNR, SINAD, SFDR vs. Clock Duty Cycle, fIN=40 MHz
Distortion vs. Clock Duty Cycle, fIN=40 MHz
Figure 8.
Figure 9.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
13
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics (continued)
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = +3.3V, VDR = +2.5V, Internal VREF
= +1.2V, fCLK = 105 MHz, 50% Duty Cycle, DCS disabled, VCM = VCMO, fIN = 170 MHz, TA = 25°C.
14
SNR, SINAD, SFDR vs. Clock Duty Cycle, DCS Enabled,
fIN=40 MHz
Distortion vs. Clock Duty Cycle, DCS Enabled, fIN=40 MHz
Figure 10.
Figure 11.
SNR and SFDR vs. fIN
POWER vs. fCLK
Figure 12.
Figure 13.
Spectral Response @ 10 MHz Input
Spectral Response @ 70 MHz Input
Figure 14.
Figure 15.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
Typical Performance Characteristics (continued)
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = +3.3V, VDR = +2.5V, Internal VREF
= +1.2V, fCLK = 105 MHz, 50% Duty Cycle, DCS disabled, VCM = VCMO, fIN = 170 MHz, TA = 25°C.
Spectral Response @ 170 MHz Input
IMD, fIN1 = 20 MHz, fIN2 = 21 MHz
Figure 16.
Figure 17.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
15
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
FUNCTIONAL DESCRIPTION
Operating on a single +3.0V or +3.3V supply, the ADC14DC105 digitizes two differential analog input signals to
14 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold
circuit to ensure maximum performance. The user has the choice of using an internal 1.2V stable reference, or
using an external 1.2V reference. Any external reference is buffered on-chip to ease the task of driving that pin.
Duty cycle stabilization and output data format are selectable using the quad state function OF/DCS pin (pin 19).
The output data can be set for offset binary or two's complement.
APPLICATIONS INFORMATION
OPERATING CONDITIONS
We recommend that the following conditions be observed for operation of the ADC14DC105:
2.7V ≤ VA ≤ 3.6V
2.4V ≤ VDR ≤ VA
20 MHz ≤ fCLK ≤ 105 MHz
1.2V internal reference
VREF = 1.2V (for an external reference)
VCM = 1.5V (from VCMO)
ANALOG INPUTS
Signal Inputs
Differential Analog Input Pins
The ADC14DC105 has a pair of analog signal input pins for each of two channels. VIN+ and VIN− form a
differential input pair. The input signal, VIN, is defined as
VIN = (VIN+) – (VIN−)
(3)
Figure 18 shows the expected input signal range. Note that the common mode input voltage, VCM, should be
1.5V. Using VCMO (pins 7,9) for VCM will ensure the proper input common mode level for the analog input signal.
The positive peaks of the individual input signals should each never exceed 2.6V. Each analog input pin of the
differential pair should have a maximum peak-to-peak voltage of 1V, be 180° out of phase with each other and
be centered around VCM.The peak-to-peak voltage swing at each analog input pin should not exceed the 1V or
the output data will be clipped.
Figure 18. Expected Input Signal Range
16
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
For single frequency sine waves the full scale error in LSB can be described as approximately:
EFS = 16384 ( 1 - sin (90° + dev))
where
•
dev is the angular difference in degrees between the two signals having a 180° relative phase relationship to
each other
(4)
(see Figure 19). For single frequency inputs, angular errors result in a reduction of the effective full scale input.
For complex waveforms, however, angular errors will result in distortion.
Figure 19. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause
Distortion
It is recommended to drive the analog inputs with a source impedance less than 100Ω. Matching the source
impedance for the differential inputs will improve even ordered harmonic performance (particularly second
harmonic).
Table 2 indicates the input to output relationship of the ADC14DC105.
Table 2. Input to Output Relationship
VIN+
VIN−
Binary Output
2’s Complement Output
VCM − VREF/2
VCM + VREF/2
00 0000 0000 0000
10 0000 0000 0000
VCM − VREF/4
VCM + VREF/4
01 0000 0000 0000
11 0000 0000 0000
VCM
VCM
10 0000 0000 0000
00 0000 0000 0000
VCM + VREF/4
VCM − VREF/4
11 0000 0000 0000
01 0000 0000 0000
VCM + VREF/2
VCM − VREF/2
11 1111 1111 1111
01 1111 1111 1111
Negative Full-Scale
Mid-Scale
Positive Full-Scale
Driving the Analog Inputs
The VIN+ and the VIN− inputs of the ADC14DC105 have an internal sample-and-hold circuit which consists of an
analog switch followed by a switched-capacitor amplifier.
Figure 20 and Figure 21 show examples of single-ended to differential conversion circuits. The circuit in
Figure 20 works well for input frequencies up to approximately 70MHz, while the circuit inFigure 21 works well
above 70MHz.
VIN
0.1 PF
20:
ADT1-1WT
18 pF
50:
ADC
Input
0.1 PF
0.1 PF
20:
VCMO
Figure 20. Low Input Frequency Transformer Drive Circuit
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
17
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
VIN
0.1 PF
www.ti.com
ETC1-1-13
100:
3 pF
0.1 PF
ADC
Input
100:
ETC1-1-13
VCMO
0.1 PF
Figure 21. High Input Frequency Transformer Drive Circuit
One short-coming of using a transformer to achieve the single-ended to differential conversion is that most RF
transformers have poor low frequency performance. A differential amplifier can be used to drive the analog inputs
for low frequency applications. The amplifier must be fast enough to settle from the charging glitches on the
analog input resulting from the sample-and-hold operation before the clock goes high and the sample is passed
to the ADC core.
Input Common Mode Voltage
The input common mode voltage, VCM, should be in the range of 1.4V to 1.6V and be a value such that the peak
excursions of the analog signal do not go more negative than ground or more positive than 2.6V. It is
recommended to use VCMO (pins 7,9) as the input common mode voltage.
If the ADC14DC105 is operated with VA=3.6V, a resistor of approximately 1KΩ should be used from the VCMO pin
to AGND. This will help maintain stability over the entire temperature range when using a high supply voltage.
Reference Pins
The ADC14DC105 is designed to operate with an internal or external 1.2V reference. The internal 1.2 Volt
reference is the default condition when no external reference input is applied to the VREF pin. If a voltage is
applied to the VREF pin, then that voltage is used for the reference. The VREF pin should always be bypassed to
ground with a 0.1 µF capacitor close to the reference input pin. Do not load this pin when using the internal
reference.
It is important that all grounds associated with the reference voltage and the analog input signal make connection
to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.
The Reference Bypass Pins (VRP, VCMO, and VRN) for channels A and B are made available for bypass purposes.
These pins should each be bypassed to AGND with a low ESL (equivalent series inductance) 0.1 µF capacitor
placed very close to the pin to minimize stray inductance. A 0.1 µF capacitor should be placed between VRP and
VRN as close to the pins as possible, and a 1 µF capacitor should be placed in parallel. This configuration is
shown in Figure 22. It is necessary to avoid reference oscillation, which could result in reduced SFDR and/or
SNR. VCMO may be loaded to 1mA for use as a temperature stable 1.5V reference. The remaining pins should
not be loaded.
Smaller capacitor values than those specified will allow faster recovery from the power down mode, but may
result in degraded noise performance. Loading any of these pins, other than VCMO may result in performance
degradation.
The nominal voltages for the reference bypass pins are as follows:
VCMO = 1.5 V
VRP = 2.0 V
VRN = 1.0 V
18
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
OF/DCS Pin
Duty cycle stabilization and output data format are selectable using this quad state function pin. When enabled,
duty cycle stabilization can compensate for clock inputs with duty cycles ranging from 30% to 70% and generate
a stable internal clock, improving the performance of the part. With OF/DCS = VA the output data format is 2's
complement and duty cycle stabilization is not used. With OF/DCS = AGND the output data format is offset
binary and duty cycle stabilization is not used. With OF/DCS = (2/3)*VA the output data format is 2's complement
and duty cycle stabilization is applied to the clock. If OF/DCS is (1/3)*VA the output data format is offset binary
and duty cycle stabilization is applied to the clock. While the sense of this pin may be changed "on the fly," doing
this is not recommended as the output data could be erroneous for a few clock cycles after this change is made.
Note: This signal has no effect when SPI_EN is high and the serial control interface is enabled.
DIGITAL INPUTS
Digital CMOS compatible inputs consist of CLK, PD_A, and PD_B.
Clock Input
The CLK controls the timing of the sampling process. To achieve the optimum noise performance, the clock input
should be driven with a stable, low jitter clock signal in the range indicated in the Electrical Table. The clock input
signal should also have a short transition region. This can be achieved by passing a low-jitter sinusoidal clock
source through a high speed buffer gate. The trace carrying the clock signal should be as short as possible and
should not cross any other signal line, analog or digital, not even at 90°.
The clock signal also drives an internal state machine. If the clock is interrupted, or its frequency is too low, the
charge on the internal capacitors can dissipate to the point where the accuracy of the output data will degrade.
This is what limits the minimum sample rate.
The clock line should be terminated at its source in the characteristic impedance of that line. Take care to
maintain a constant clock line impedance throughout the length of the line. Refer to Application Note AN-905 for
information on setting characteristic impedance.
It is highly desirable that the source driving the ADC clock pins only drive that pin. However, if that source is
used to drive other devices, then each driven pin should be AC terminated with a series RC to ground, such that
the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is:
where
•
tPD is the signal propagation rate down the clock line, "L" is the line length and ZO is the characteristic
impedance of the clock line.
(5)
This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock
source. Typical tPD is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and tPD should be
the same (inches or centimeters).
The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise
duty cycle is difficult, the ADC14DC105 has a Duty Cycle Stabilizer.
DIGITAL OUTPUTS
Digital outputs consist of the CMOS signals DA0-DA13, DB0-DB13, and DRDY.
The ADC14DC105 has 14 CMOS compatible data output pins corresponding to the converted input value for
each channel, and a data ready (DRDY) signal that should be used to capture the output data. Valid data is
present at these outputs while the PD pin is low. Data should be captured and latched with the rising edge of the
DRDY signal.
Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for
each conversion, the more instantaneous digital current flows through VDR and DRGND. These large charging
current spikes can cause on-chip ground noise and couple into the analog circuitry, degrading dynamic
performance. Adequate bypassing, limiting output capacitance and careful attention to the ground plane will
reduce this problem. The result could be an apparent reduction in dynamic performance.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
19
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
+3.3V
+2.5V
3x 0.1 PF
5x 0.1 PF
+
0.1 PF
59
7
0.1 PF
0.1 PF
0.1 PF
1 PF
11
0.1 PF 10
0.1 PF
20
0.1 PF
0.1 PF
1 PF
VCMOB
VRPB
0.1 PF
ADC14DC105
3
2
20
DA7
DA6
DA5
VRNB
18 pF
2
0.1 PF
(MSB) DA13
DA12
DA11
DA10
DA9
DA8
5 V A
RP
6
VRNA
9
0.1 PF
1
VREF
VCMOA
0.1 PF
50
VIN_A
VDR
VDR
VDR
VA
VA
VA
VA
VA
8
16
17
58
60
26
38
50
10 PF
DA4
DA3
DA2
DA1
(LSB) DA0
VINA+
VINA-
55
54
53
52
49
48
47
46
45
44
43
42
41
40
ADT1-1WT
50
VIN_B
1
DRDY
39
22:
74LCX162244
22:
Channel A
Output Word
Buffered
DRDY
20
0.1 PF
0.1 PF
18 pF
2
13
14
0.1 PF
20
(MSB) DB13
DB12
DB11
DB10
DB9
DB8
VINB+
VINB-
ADT1-1WT
OF/DCS
57
PD_A
20
DB7
DB6
DB5
PD_A
DB4
DB3
DB2
DB1
PD_B
1
4
12
15
AGND
AGND
AGND
AGND
PD_B
CLK
OF/DCS
DR GND
DR GND
DR GND
18
19
(LSB) DB0
22:
74LCX162244
Channel B
Output Word
25
37
51
Crystal Oscillator
36
35
34
33
32
31
30
29
28
27
24
23
22
21
Figure 22. Application Circuit
POWER SUPPLY CONSIDERATIONS
The power supply pins should be bypassed with a 0.1 µF capacitor and with a 100 pF ceramic chip capacitor
close to each power pin. Leadless chip capacitors are preferred because they have low series inductance.
As is the case with all high-speed converters, the ADC14DC105 is sensitive to power supply noise. Accordingly,
the noise on the analog supply pin should be kept below 100 mVP-P.
No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be
especially careful of this during power turn on and turn off.
20
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
ADC14DC105
www.ti.com
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
LAYOUT AND GROUNDING
Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining
separate analog and digital areas of the board, with the ADC14DC105 between these areas, is required to
achieve specified performance.
Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor
performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the
clock line as short as possible.
Since digital switching transients are composed largely of high frequency components, total ground plane copper
weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area
is more important than is total ground plane area.
Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in
high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to
keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the
generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause
problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to
degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.
Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the
signal path through all components should form a straight line wherever possible.
Be especially careful with the layout of inductors and transformers. Mutual inductance can change the
characteristics of the circuit in which they are used. Inductors and transformers should not be placed side by
side, even with just a small part of their bodies beside each other. For instance, place transformers for the analog
input and the clock input at 90° to one another to avoid magnetic coupling.
The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input.
Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to
the reference input pin and ground should be connected to a very clean point in the ground plane.
All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed in the analog area of
the board. All digital circuitry and dynamic I/O lines should be placed in the digital area of the board. The
ADC14DC105 should be between these two areas. Furthermore, all components in the reference circuitry and
the input signal chain that are connected to ground should be connected together with short traces and enter the
ground plane at a single, quiet point. All ground connections should have a low inductance path to ground.
DYNAMIC PERFORMANCE
To achieve the best dynamic performance, the clock source driving the CLK input must have a sharp transition
region and be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree
shown in Figure 23. The gates used in the clock tree must be capable of operating at frequencies much higher
than those used if added jitter is to be prevented.
As mentioned in Clock Input, it is good practice to keep the ADC clock line as short as possible and to keep it
well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to
reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings
have capacitive coupling, so try to avoid even these 90° crossings of the clock line.
Figure 23. Isolating the ADC Clock from other Circuitry with a Clock Tree
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
21
ADC14DC105
SNAS401C – SEPTEMBER 2007 – REVISED MARCH 2013
www.ti.com
REVISION HISTORY
Changes from Revision B (March 2013) to Revision C
•
22
Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 21
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: ADC14DC105
PACKAGE OPTION ADDENDUM
www.ti.com
13-Sep-2014
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
ADC14DC105CISQ/NOPB
ACTIVE
WQFN
NKA
60
2000
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 85
14DC105
CISQ
ADC14DC105CISQE/NOPB
ACTIVE
WQFN
NKA
60
250
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 85
14DC105
CISQ
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
13-Sep-2014
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Apr-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
ADC14DC105CISQ/NOPB WQFN
ADC14DC105CISQE/NOP
B
WQFN
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
NKA
60
2000
330.0
16.4
9.3
9.3
1.3
12.0
16.0
Q1
NKA
60
250
178.0
16.4
9.3
9.3
1.3
12.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
8-Apr-2013
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
ADC14DC105CISQ/NOPB
WQFN
NKA
60
2000
367.0
367.0
38.0
WQFN
NKA
60
250
213.0
191.0
55.0
ADC14DC105CISQE/NOP
B
Pack Materials-Page 2
MECHANICAL DATA
NKA0060A
SQA60A (Rev A)
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated
工商网监
湘ICP备2023018690号
