CD54ACT163, CD74ACT163
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS300B – APRIL 2000 – REVISED MARCH 2003
D
D
D
D
D
CD54ACT163 . . . F PACKAGE
CD74ACT163 . . . E OR M PACKAGE
(TOP VIEW)
Inputs Are TTL-Voltage Compatible
Internal Look-Ahead for Fast Counting
Carry Output for n-Bit Cascading
Synchronous Counting
Synchronously Programmable
CLR
CLK
A
B
C
D
ENP
GND
description/ordering information
1
16
2
15
3
14
4
13
5
12
VCC
RCO
QA
QB
QC
QD
ENT
LOAD
The ’ACT163 devices are 4-bit binary counters.
11
6
These synchronous, presettable counters feature
10
7
an internal carry look-ahead for application in
9
8
high-speed counting designs. Synchronous
operation is provided by having all flip-flops
clocked simultaneously so that the outputs change, coincident with each other, when instructed by the
count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting
spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the
four flip-flops on the rising (positive-going) edge of the clock waveform.
The counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15.
Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes
the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.
The clear function is synchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low
after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear
allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The
active-low output of the gate used for decoding is connected to CLR to synchronously clear the counter to 0000
(LLLL).
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without
additional gating. ENP, ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function.
Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a
high-level pulse while the count is maximum (9 or 15, with QA high). This high-level overflow ripple-carry pulse
can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the
level of CLK.
These devices feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that
modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of
the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the
stable setup and hold times.
ORDERING INFORMATION
PDIP – E
–55°C
55°C to 125°C
ORDERABLE
PART NUMBER
PACKAGE†
TA
SOIC – M
CDIP – F
Tube
CD74ACT163E
Tube
CD74ACT163M
Tape and reel
CD74ACT163M96
Tube
CD54ACT163F3A
TOP-SIDE
MARKING
CD74ACT163E
ACT163M
CD54ACT163F3A
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
CD54ACT163, CD74ACT163
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS300B – APRIL 2000 – REVISED MARCH 2003
FUNCTION TABLE
INPUTS
OUTPUTS
CLR
CLK
ENP
ENT
LOAD
A,B,C,D
Qn
RCO
L
↑
X
X
X
X
L
L
h
↑
X
X
l
l
L
L
h
↑
X
X
l
h
H
Note 1
h
↑
h
h
h
X
Count
Note 1
h
X
l
X
h
X
Note 1
h
X
X
l
h
X
qn
qn
L
FUNCTION
Reset (clear)
Parallel load
Count
Inhibit
H = high level, L = low level, X = don’t care, h = high level one setup time prior to the CLK
low-to-high transition, l = low level one setup time prior to the CLK low-to-high transition, q = the
state of the referenced output prior to the CLK low-to-high transition, and ↑ = CLK low-to-high
transition.
NOTE 1: The RCO output is high when ENT is high and the counter is at terminal count
(HHHH).
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
CD54ACT163, CD74ACT163
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS300B – APRIL 2000 – REVISED MARCH 2003
logic diagram (positive logic)
LOAD
ENT
ENP
9
10
15
LD†
7
RCO
CK†
CLK
CLR
2
1
CK
LD
R
A
B
C
D
M1
G2
1, 2T/1C3
G4
3D
4R
3
M1
G2
1, 2T/1C3
G4
3D
4R
4
M1
G2
1, 2T/1C3
G4
3D
4R
5
M1
G2
1, 2T/1C3
G4
3D
4R
6
14
13
12
11
QA
QB
QC
QD
† For simplicity, routing of complementary signals LD and CK is not shown on this overall logic diagram. The uses of these signals are shown
on the logic diagram of the D/T flip-flops.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
CD54ACT163, CD74ACT163
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS300B – APRIL 2000 – REVISED MARCH 2003
logic symbol, each D/T flip-flop
LD (Load)
M1
TE (Toggle Enable)
G2
1, 2T/1C3
G4
CK (Clock)
D (Inverted Data)
3D
R (Inverted Reset)
4R
Q (Output)
logic diagram, each D/T flip-flop (positive logic)
CK
LD
TE
LD†
TG
TG
LD†
Q
TG
TG
CK†
D
TG
CK†
R
† The origins of LD and CK are shown in the logic diagram of the overall device.
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
CK†
TG
CK†
CD54ACT163, CD74ACT163
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS300B – APRIL 2000 – REVISED MARCH 2003
typical clear, preset, count, and inhibit sequence
The following sequence is illustrated below:
1. Clear outputs to zero (synchronous)
2. Preset to binary 12
3. Count to 13, 14, 15, 0, 1, and 2
4. Inhibit
CLR
LOAD
A
Data
Inputs
B
C
D
CLK
ENP
ENT
QA
Data
Outputs
QB
QC
QD
RCO
12
13
14
15
0
1
Count
2
Inhibit
Sync Preset
Clear
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
CD54ACT163, CD74ACT163
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS300B – APRIL 2000 – REVISED MARCH 2003
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA
Package thermal impedance, θJA (see Note 3): E package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67°C/W
M package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
3. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 4)
TA = 25°C
–40°C to
85°C
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
4.5
5.5
4.5
5.5
4.5
5.5
VCC
VIH
Supply voltage
VIL
VI
Low-level input voltage
Input voltage
0
VO
IOH
Output voltage
0
High-level output current
–24
IOL
∆t/∆v
Low-level output current
Input transition rise or fall rate
High-level input voltage
–55°C to
125°C
2
2
0.8
2
V
0.8
V
VCC
VCC
V
–24
–24
mA
24
24
24
mA
10
10
10
ns
VCC
VCC
0.8
V
0
0
VCC
VCC
0
0
V
NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
CD54ACT163, CD74ACT163
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS300B – APRIL 2000 – REVISED MARCH 2003
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
VOH
VOL
II
ICC
DICC‡
VI = VIH or VIL
VI = VIH or VIL
VI = VCC or GND
VI = VCC or GND,
–55°C to
125°C
TA = 25°C
MAX
MIN
–40°C to
85°C
MAX
MIN
UNIT
MAX
IOH = –50 µA
IOH = –24 mA
4.5 V
4.4
4.5 V
IOH = –50 mA†
IOH = –75 mA†
5.5 V
5.5 V
IOL = 50 µA
IOL = 24 mA
IOL = 50 mA†
4.5 V
0.1
0.1
0.1
4.5 V
0.36
0.5
0.44
5.5 V
–
1.65
–
IOL = 75 mA†
5.5 V
–
–
1.65
5.5 V
±0.1
±1
±1
µA
5.5 V
8
160
80
µA
2.4
3
2.8
mA
IO = 0
4.4
4.4
3.94
3.7
3.8
–
3.85
–
–
–
3.85
4.5 V to
5.5 V
VI = VCC –2.1 V
V
V
Ci
10
10
10
pF
† Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize
power dissipation. Test verifies a minimum 50-W transmission-line drive capability at 85°C and 75-W transmission-line drive capability at 125°C.
‡ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load
ACT INPUT LOAD TABLE
INPUT
A, B, C, or D
CLK
UNIT LOAD
0.13
1
CLR, ENT
0.83
LOAD
0.67
ENP
0.5
Unit Load is ∆ICC limit specified in electrical
characteristics table (e.g., 2.4 mA at 25°C).
timing requirements over recommended operating conditions (unless otherwise noted)
–55°C to
125°C
MIN
fclock
tw
tsu
th
Clock frequency
–40°C to
85°C
MAX
MIN
80
Pulse duration
CLK high or low
Setup time,
time before CLK↑
↑
Hold time,
time after CLK↑
↑
POST OFFICE BOX 655303
91
6.2
5.4
A, B, C, or D
5
4.4
ENP or ENT
6
5.3
LOAD low
7.5
6.6
CLR inactive
7.5
6.6
A, B, C, or D
0
0
ENP or ENT
0
0
LOAD low
0
0
CLR inactive
0
0
• DALLAS, TEXAS 75265
UNIT
MAX
MHz
ns
ns
ns
7
CD54ACT163, CD74ACT163
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS300B – APRIL 2000 – REVISED MARCH 2003
switching characteristics over recommended operating conditions, CL = 50 pF (unless otherwise
noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
fmax
tpd
–55°C to
125°C
MIN
MAX
80
CLK
ENT
–40°C to
85°C
MIN
UNIT
MAX
91
MHz
RCO
4.2
16.7
4.3
Any Q
4.1
16.5
4.2
15.2
15
RCO
2.7
10.8
2.8
9.8
TEST CONDITIONS
TYP
ns
operating characteristics, TA = 25°C
PARAMETER
Cpd
8
Power dissipation capacitance
No load
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
66
UNIT
pF
CD54ACT163, CD74ACT163
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS300B – APRIL 2000 – REVISED MARCH 2003
PARAMETER MEASUREMENT INFORMATION
2 × VCC
S1
R1 = 500 Ω
From Output
Under Test
Open
GND
R2 = 500 Ω
CL = 50 pF
(see Note A)
TEST
S1
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
2 × VCC
GND
tw
3V
NOTE: When VCC = 1.5 V, R1 and R2 = 1 kΩ.
Input
1.5 V
1.5 V
LOAD CIRCUIT
0V
VOLTAGE WAVEFORMS
PULSE DURATION
3V
CLR
Input
3V
Reference
Input
1.5 V
1.5 V
0V
0V
3V
Data
Input 1.5 V
10%
1.5 V
CLK
th
tsu
trec
0V
90%
90%
3V
1.5 V
10% 0 V
tr
VOLTAGE WAVEFORMS
RECOVERY TIME
tf
VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES
3V
Input
1.5 V
1.5 V
0V
tPLH
In-Phase
Output
50%
10%
tPHL
90%
90%
tr
tPHL
Out-of-Phase
Output
90%
3V
Output
Control
tPLH
50% VCC
10%
tf
50%
10%
VOH
Output
50% VCC
Waveform 1
10%
VOL S1 at 2 × V
CC
tf
(see Note B)
90%
VOH
VOL
tr
VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
1.5 V
1.5 V
0V
tPLZ
tPZL
≈VCC
50% VCC
tPZH
Output
Waveform 2
S1 at Open
(see Note B)
50% VCC
VOL + 0.3 V
VOL
tPHZ
VOH
VOH – 0.3 V
≈0 V
VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES
NOTES: A. CL includes probe and test-fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 3 ns, tf = 3 ns.
Phase relationships between waveforms are arbitrary.
D. For clock inputs, fmax is measured with the input duty cycle at 50%.
E. The outputs are measured one at a time with one input transition per measurement.
F. tPLH and tPHL are the same as tpd.
G. tPZL and tPZH are the same as ten.
H. tPLZ and tPHZ are the same as tdis.
I. All parameters and waveforms are not applicable to all devices.
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
PACKAGE OPTION ADDENDUM
www.ti.com
13-Aug-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
CD54ACT163F3A
ACTIVE
CDIP
J
16
1
Non-RoHS
& Green
SNPB
N / A for Pkg Type
-55 to 125
CD54ACT163F3A
CD74ACT163E
ACTIVE
PDIP
N
16
25
RoHS & Green
NIPDAU
N / A for Pkg Type
-55 to 125
CD74ACT163E
CD74ACT163M
ACTIVE
SOIC
D
16
40
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-55 to 125
ACT163M
CD74ACT163M96
ACTIVE
SOIC
D
16
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-55 to 125
ACT163M
CD74ACT163M96E4
ACTIVE
SOIC
D
16
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-55 to 125
ACT163M
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of