CD74HC4514ENG4

[ /Title (CD74 HC451 4, CD74 HC451 5) /Subject (High Speed CMOS CD54HC4514, CD74HC4514, CD74HC4515 Data sheet acquired from Harris Semiconductor SCHS280C November 1997 - Revised July 2003 High-Speed CMOS Logic 4- to 16-Line Decoder/Demultiplexer with Input Latches Features Description • Multifunction Capability - Binary to 1-of-16 Decoder - 1-to-16 Line Demultiplexer • Fanout (Over Temperature Range) The CD54HC4514, CD74HC4514, and CD74HC4515 are high-speed silicon gate devices consisting of a 4-bit strobed latch and a 4- to 16-line decoder. The selected output is enabled by a low on the enable input (E). A high on E inhibits selection of any output. Demultiplexing is accomplished by using the E input as the data input and the select inputs (A0A3) as addresses. This E input also serves as a chip select when these devices are cascaded. - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -55oC to 125oC When Latch Enable (LE) is high the output follows changes in the inputs (see truth table). When LE is low the output is isolated from changes in the input and remains at the level (high for the 4514, low for the 4515) it had before the latches were enabled. These devices, enhanced versions of the equivalent CMOS types, can drive 10 LSTTL loads. • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V Ordering Information TEMP. RANGE (oC) PACKAGE CD54HC4514F3A -55 to 125 24 Ld CERDIP CD74HC4514E -55 to 125 24 Ld PDIP CD74HC4514EN -55 to 125 24 Ld PDIP CD74HC4514M -55 to 125 24 Ld SOIC CD74HC4514M96 -55 to 125 24 Ld SOIC CD74HC4515E -55 to 125 24 Ld PDIP CD74HC4515EN -55 to 125 24 Ld PDIP PART NUMBER Pinout CD54HC4514 (CERDIP) CD74HC4514, CD74HC4515 (PDIP, SOIC) TOP VIEW LE 1 24 VCC A0 2 23 E A1 3 22 A3 Y7 4 21 A2 CD74HC4515M -55 to 125 24 Ld SOIC Y6 5 20 Y10 CD74HC4515M96 -55 to 125 24 Ld SOIC Y5 6 19 Y11 Y4 7 18 Y8 Y3 8 17 Y9 Y1 9 16 Y14 Y2 10 15 Y15 Y0 11 14 Y12 GND 12 13 Y13 NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, Texas Instruments Incorporated 1 CD54HC4514, CD74HC4514, CD74HC4515 Functional Diagram A0 A1 A2 A3 2 3 21 LATCH 4-TO-16 DECODER 22 1 LE 23 HC 4514 11 Y0 9 Y1 10 Y2 8 Y3 7 Y4 6 Y5 5 Y6 4 Y7 18 Y8 17 Y9 20 Y10 19 Y11 14 Y12 13 Y13 16 Y14 15 Y15 HC 4515 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 GND = 12 VCC = 24 E DECODE TRUTH TABLE (LE = 1) DECODER INPUTS ENABLE A3 A2 A1 A0 ADDRESSED OUTPUT 4514 = LOGIC 1 (HIGH) 4515 = LOGIC 0 (HIGH) 0 0 0 0 0 Y0 0 0 0 0 1 Y1 0 0 0 1 0 Y2 0 0 0 1 1 Y3 0 0 1 0 0 Y4 0 0 1 0 1 Y5 0 0 1 1 0 Y6 0 0 1 1 1 Y7 0 1 0 0 0 Y8 0 1 0 0 1 Y9 0 1 0 1 0 Y10 0 1 0 1 1 Y11 0 1 1 0 0 Y12 0 1 1 0 1 Y13 0 1 1 1 0 Y14 0 1 1 1 1 Y15 1 X X X X All Outputs = 0, 4514 All Outputs = 1, 4515 X = Don’t Care; Logic 1 = High; Logic 0 = Low 2 CD54HC4514, CD74HC4514, CD74HC4515 Absolute Maximum Ratings Thermal Information DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V DC Input Diode Current, IIK For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA DC Output Diode Current, IOK For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA DC Drain Current, per Output, IO For -0.5V < VO < VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . . . . . .±25mA DC Output Source or Sink Current per Output Pin, IO For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .±50mA Thermal Resistance (Typical) θJA (oC/W) E (PDIP) Package (Note 1) . . . . . . . . . . . . . . . . . . . 67 EN (PDIP) Package (Note 1) . . . . . . . . . . . . . . . . . . 67 M (SOIC) Package (Note 2). . . . . . . . . . . . . . . . . . . 46 Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150oC Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC (SOIC - Lead Tips Only) Operating Conditions Temperature Range (TA) . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC Supply Voltage Range, VCC HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC Input Rise and Fall Time 2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max) 4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max) 6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max) CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3. 2. The package thermal impedance is calculated in accordance with JESD 51-7. DC Electrical Specifications TEST CONDITIONS PARAMETER 25oC -40oC TO 85oC -55oC TO 125oC SYMBOL VI (V) IO (mA) VCC (V) VIH - - 2 1.5 - - 1.5 - 1.5 - V 4.5 3.15 - - 3.15 - 3.15 - V 6 4.2 - - 4.2 - 4.2 - V 2 - - 0.5 - 0.5 - 0.5 V 4.5 - - 1.35 - 1.35 - 1.35 V 6 - - 1.8 - 1.8 - 1.8 V -0.02 2 1.9 - - 1.9 - 1.9 - V -0.02 4.5 4.4 - - 4.4 - 4.4 - V -0.02 6 5.9 - - 5.9 - 5.9 - V - - - - - - - - - V -4 4.5 3.98 - - 3.84 - 3.7 - V -5.2 6 5.48 - - 5.34 - 5.2 - V MIN TYP MAX MIN MAX MIN MAX UNITS HC TYPES High Level Input Voltage Low Level Input Voltage High Level Output Voltage CMOS Loads High Level Output Voltage TTL Loads VIL VOH - VIH or VIL - 3 CD54HC4514, CD74HC4514, CD74HC4515 DC Electrical Specifications (Continued) TEST CONDITIONS PARAMETER 25oC -40oC TO 85oC -55oC TO 125oC SYMBOL VI (V) IO (mA) VCC (V) VOL VIH or VIL 0.02 2 - - 0.1 - 0.1 - 0.1 V 0.02 4.5 - - 0.1 - 0.1 - 0.1 V 0.02 6 - - 0.1 - 0.1 - 0.1 V - - - - - - - - - V 4 4.5 - - 0.26 - 0.33 - 0.4 V 5.2 6 - - 0.26 - 0.33 - 0.4 V Low Level Output Voltage CMOS Loads Low Level Output Voltage TTL Loads Input Leakage Current Quiescent Device Current MIN TYP MAX MIN MAX MIN MAX UNITS II VCC or GND - 6 - - ±0.1 - ±1 - ±1 µA ICC VCC or GND 0 6 - - 8 - 80 - 160 µA Prerequisite For Switching Specifications PARAMETER 25oC -40oC TO 85oC -55oC TO 125oC SYMBOL TEST CONDITIONS VCC (V) MIN TYP MAX MIN MAX MIN MAX UNITS tW - 2 75 - - 95 - 110 - ns 4.5 30 - - 19 - 22 - ns 6 35 - - 16 - 19 - ns 2 100 - - 125 - 150 - ns 4.5 20 - - 25 - 30 - ns 6 17 - - 21 - 26 - ns HC TYPES LE Pulse Width Select to LE Set-Up Time Select to LE Hold Time Switching Specifications PARAMETER tSU tH - - 2 0 - - 0 - 0 - ns 4.5 0 - - 0 - 0 - ns 6 0 - - 0 - 0 - ns CL = 50pF, Input tr, tf = 6ns SYMBOL TEST CONDITIONS tPHL, tPLH CL = 50pF -40oC TO 85oC 25oC -55oC TO 125oC VCC (V) MIN TYP MAX MIN MAX MIN MAX UNITS 2 - - 275 - 345 - 415 ns 4.5 - - 55 - 69 - 83 ns CL = 15pF 5 - 23 - - - - - ns CL = 50pF 6 - - 47 - 59 - 71 ns CL = 50pF 2 - - 225 - 280 - 340 ns 4.5 - - 45 - 56 - 68 ns CL = 15pF 5 - 19 - - - - - ns CL = 50pF 6 - - 38 - 48 - 58 ns HC TYPES Propagation Delay Select to Outputs LE to Outputs tPHL, tPLH 4 CD54HC4514, CD74HC4514, CD74HC4515 Switching Specifications PARAMETER E to Outputs Output Transition Time CL = 50pF, Input tr, tf = 6ns (Continued) -40oC TO 85oC 25oC -55oC TO 125oC SYMBOL TEST CONDITIONS VCC (V) MIN TYP MAX MIN MAX MIN MAX UNITS tPHL, tPLH CL = 50pF 2 - - 175 - 220 - 265 ns 4.5 - - 35 - 44 - 53 ns CL = 15pF 5 - 14 - - - - - ns CL = 50pF 6 - - 30 - 37 - 45 ns CL = 50pF 2 - - 75 - 95 - 110 ns 4.5 - - 15 - 19 - 22 ns 6 - - 13 - 16 - 19 ns tTHL, tTLH Input Capacitance CIN CL = 50pF - 10 - 10 - 10 - 10 pF Power Dissipation Capacitance (Notes 3, 4) CPD - 5 - 70 - - - - - pF NOTES: 3. CPD is used to determine the dynamic power consumption, per package. 4. PD = VCC2 fi (CPD + CL) where fi = Input Frequency, CL = Output Load Capacitance, VCC = Supply Voltage. Test Circuits and Waveforms tr = 6ns tfCL trCL CLOCK 90% 10% I tWL + tWH = fCL tf = 6ns VCC 50% 10% tWL VCC 90% 50% 10% INPUT GND 50% 50% GND tTHL tTLH tWH 90% 50% 10% INVERTING OUTPUT NOTE: Outputs should be switching from 10% VCC to 90% VCC in accordance with device truth table. For fMAX, input duty cycle = 50%. tPHL FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH tPLH FIGURE 2. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC tr = 6ns tf = 6ns VCC 90% 50% 10% INPUT GND tTHL tTLH 90% 50% 10% INVERTING OUTPUT tPLH tPHL FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC 5 CD54HC4514, CD74HC4514, CD74HC4515 Test Circuits and Waveforms tfCL trCL CLOCK INPUT (Continued) 90% CLOCK INPUT 50% 10% GND tH(H) tfCL trCL VCC VCC 90% 50% 10% GND tH(H) tH(L) tH(L) VCC DATA INPUT GND tSU(H) tTLH OUTPUT tTHL 90% 50% 10% tSU(L) tTLH 90% tTHL 90% 50% 10% tPLH tPHL OUTPUT tPHL tPLH tREM VCC SET, RESET OR PRESET 50% GND IC 50% GND tSU(H) tSU(L) 90% tREM VCC SET, RESET OR PRESET VCC DATA INPUT 50% 50% GND IC CL 50pF FIGURE 4. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS CL 50pF FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS 6 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) 5962-9865501QJA ACTIVE CDIP J 24 1 Non-RoHS & Non-Green Call TI N / A for Pkg Type -55 to 125 5962-9865501QJ A CD54HC4514F3A CD54HC4514F3A ACTIVE CDIP J 24 1 Non-RoHS & Non-Green Call TI N / A for Pkg Type -55 to 125 5962-9865501QJ A CD54HC4514F3A CD74HC4514M ACTIVE SOIC DW 24 25 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4514M CD74HC4514M96 ACTIVE SOIC DW 24 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4514M CD74HC4515M ACTIVE SOIC DW 24 25 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4515M CD74HC4515M96 ACTIVE SOIC DW 24 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 HC4515M (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of