DS25BR110
www.ti.com
SNLS255E – MARCH 2007 – REVISED APRIL 2013
DS25BR110 3.125 Gbps LVDS Buffer with Receive Equalization
Check for Samples: DS25BR110
FEATURES
DESCRIPTION
•
The DS25BR110 is a single channel 3.125 Gbps
LVDS buffer optimized for high-speed signal
transmission over lossy FR-4 printed circuit board
backplanes and balanced metallic cables. A fully
differential signal path ensures exceptional signal
integrity and noise immunity.
1
2
•
•
•
•
DC - 3.125 Gbps Low Jitter, High Noise
Immunity, Low Power Operation
Four Levels of Receive Equalization Reduce
ISI Jitter
On-Chip 100Ω Input and Output Termination
Minimizes Insertion and Return Losses,
Reduces Component Count, and Minimizes
Board Space
7 kV ESD on LVDS I/O Pins Protects Adjoining
Components
Small 3 mm x 3 mm 8-WSON Space Saving
Package
The DS25BR110 features four levels of receive
equalization (EQ), making it ideal for use as a
receiver device. Other LVDS devices with similar IO
characteristics include the following products. The
DS25BR120 features four levels of pre-emphasis for
use as an optimized driver device, while the
DS25BR100 features both pre-emphasis and
equalization for use as an optimized repeater device.
The DS25BR150 is a buffer/repeater with the lowest
power consumption and does not feature transmit
pre-emphasis nor receive equalization.
APPLICATIONS
•
•
•
Clock and Data Buffering
Metallic Cable Equalization
FR-4 Equalization
Wide input common mode range allows the receiver
to accept signals with LVDS, CML and LVPECL
levels; the output levels are LVDS. A very small
package footprint requires minimal space on the
board while the flow-through pinout allows easy board
layout. The differential inputs and outputs are
internally terminated with a 100Ω resistor to lower
device input and output return losses, reduce
component count, and further minimize board space.
Typical Application
CML
ASIC / FPGA
LVDS
LVPECL
EQ
2
BR110
LVDS
ASIC / FPGA
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2007–2013, Texas Instruments Incorporated
DS25BR110
SNLS255E – MARCH 2007 – REVISED APRIL 2013
www.ti.com
Block Diagram
EQ0 EQ1
IN+
OUT+
IN-
OUT-
Pin Diagram
EQ0
1
IN+
2
IN-
3
EQ1
4
8
VCC
DAP
7
OUT+
GND
6
OUT-
5
NC
Pin Descriptions
Pin
Name
Type
Number
Description
EQ0
1
Input
Equalizer select pin.
IN+
2
Input
Non-inverting LVDS input pin.
IN-
3
Input
Inverting LVDS input pin.
EQ1
4
Input
Equalizer select pin.
NC
5
NA
"NO CONNECT" pin.
OUT-
6
Output
Inverting LVDS output pin.
OUT+
7
Output
Non-inverting LVDS Output pin.
VCC
8
Power
Power supply pin.
GND
DAP
Power
Ground pad (DAP - die attach pad)
Control Pins (EQ0 and EQ1) Truth Tables
EQ1
EQ0
Equalization Level
0
0
Off
0
1
Low (Approx. 4 dB at 1.56 GHz)
1
0
Medium (Approx. 8 dB at 1.56 GHz)
1
1
High (Approx. 16 dB at 1.56 GHz)
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
DS25BR110
www.ti.com
SNLS255E – MARCH 2007 – REVISED APRIL 2013
Absolute Maximum Ratings (1) (2)
−0.3V to +4V
Supply Voltage (VCC)
−0.3V to (VCC + 0.3V)
LVCMOS Input Voltage (EQ0, EQ1)
LVDS Input Voltage (IN+, IN−)
−0.3V to +4V
Differential Input Voltage |VID|
1.0V
−0.3V to (VCC + 0.3V)
LVDS Output Voltage (OUT+, OUT−)
LVDS Differential Output Voltage ((OUT+) - (OUT−))
0V to 1.0V
LVDS Output Short Circuit Current Duration
5 ms
Junction Temperature
+150°C
−65°C to +150°C
Storage Temperature Range
Lead Temperature Range
Soldering (4 sec.)
Maximum Package Power Dissipation at
25°C
NGQ0008A Package
Package Thermal Resistance
θJA
+260°C
2.08W
Derate NGQ0008A Package
16.7 mW/°C above +25°C
+60.0°C/W
θJC
HBM
ESD Susceptibility
+12.3°C/W
(3)
≥7 kV
MM (4)
≥250V
CDM (5)
(1)
(2)
(3)
(4)
(5)
≥1250V
“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.
If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
Human Body Model, applicable std. JESD22-A114C
Machine Model, applicable std. JESD22-A115-A
Field Induced Charge Device Model, applicable std. JESD22-C101-C
Recommended Operating Conditions
Supply Voltage (VCC)
Min
Typ
Max
Units
3.0
3.3
3.6
V
Receiver Differential Input Voltage (VID)
Operating Free Air Temperature (TA)
−40
+25
1.0
V
+85
°C
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
3
DS25BR110
SNLS255E – MARCH 2007 – REVISED APRIL 2013
www.ti.com
DC Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified. (1) (2) (3)
Parameter
Test Conditions
Min
Typ
Max
Units
V
LVCMOS INPUT DC SPECIFICATIONS (EQ0, EQ1)
VIH
High Level Input Voltage
2.0
VCC
VIL
Low Level Input Voltage
GND
0.8
V
IIH
High Level Input Current
VIN = 3.6V
VCC = 3.6V
0
±10
μA
IIL
Low Level Input Current
VIN = GND
VCC = 3.6V
0
±10
μA
VCL
Input Clamp Voltage
ICL = −18 mA, VCC = 0V
-0.9
−1.5
V
350
450
mV
35
mV
1.375
V
35
mV
LVDS OUTPUT DC SPECIFICATIONS (OUT+, OUT-)
VOD
Differential Output Voltage
ΔVOD
Change in Magnitude of VOD for Complimentary
Output States
250
VOS
Offset Voltage
ΔVOS
Change in Magnitude of VOS for Complimentary
Output States
RL = 100Ω
IOS
Output Short Circuit Current (4)
OUT to GND
-35
-55
mA
OUT to VCC
7
55
mA
RL = 100Ω
-35
1.05
1.2
-35
COUT
Output Capacitance
Any LVDS Output Pin to GND
1.2
pF
ROUT
Output Termination Resistor
Between OUT+ and OUT-
100
Ω
LVDS INPUT DC SPECIFICATIONS (IN+, IN-)
VID
Input Differential Voltage
0
VTH
Differential Input High Threshold
VTL
Differential Input Low Threshold
VCMR
Common Mode Voltage Range
VID = 100 mV
IIN
Input Current
VIN = 3.6V or 0V
VCC = 3.6V or 0V
±1
CIN
Input Capacitance
Any LVDS Input Pin to GND
1.7
pF
RIN
Input Termination Resistor
Between IN+ and IN-
100
Ω
EQ0 = 0, EQ1 = 0
35
VCM = +0.05V or VCC-0.05V
0
−100
1
V
+100
mV
0
0.05
mV
VCC 0.05
V
±10
μA
SUPPLY CURRENT
ICC
(1)
(2)
(3)
(4)
4
Supply Current
43
mA
The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or notes. Typical specifications are estimations only and
are not ensured
Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground
except VOD and ΔVOD.
Typical values represent most likely parametric norms for VCC = +3.3V and TA = +25°C, and at the Recommended Operation Conditions
at the time of product characterization and are not ensured
Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
DS25BR110
www.ti.com
SNLS255E – MARCH 2007 – REVISED APRIL 2013
AC Electrical Characteristics (1)
Over recommended operating supply and temperature ranges unless otherwise specified. (2) (3)
Parameter
Test Conditions
Min
Typ
Max
Units
350
465
ps
350
465
ps
45
100
ps
45
150
ps
80
150
ps
80
150
ps
LVDS OUTPUT AC SPECIFICATIONS (OUT+, OUT-)
tPHLD
Differential Propagation Delay High to Low
tPLHD
Differential Propagation Delay Low to High
tSKD1
Pulse Skew |tPLHD − tPHLD| (4)
tSKD2
Part to Part Skew
tLHT
Rise Time
tHLT
Fall Time
RL = 100Ω
(5)
RL = 100Ω
JITTER PERFORMANCE WITH EQ = OFF
tRJ1A
tRJ2A
VID = 350 mV
VCM = 1.2V
Clock (RZ)
EQ0 = 0, EQ1 = 0
2.5 Gbps
0.5
1
ps
Random Jitter (RMS Value)
No Test Channels (6)
3.125 Gbps
0.5
1
ps
VID = 350 mV
VCM = 1.2V
K28.5 (NRZ)
EQ0 = 0, EQ1 = 0
2.5 Gbps
11
40
ps
Deterministic Jitter (Peak to Peak)
No Test Channels (7)
3.125 Gbps
11
47
ps
VID = 350 mV
VCM = 1.2V
PRBS-23 (NRZ)
EQ0 = 0, EQ1 = 0
2.5 Gbps
0.05
0.16
UIP-P
Total Jitter (Peak to Peak)
No Test Channels (8)
3.125 Gbps
0.08
0.20
UIP-P
tDJ1A
tDJ2A
tTJ1A
tTJ2A
JITTER PERFORMANCE WITH EQ = LOW (Figure 5 and Figure 6)
tRJ1B
tRJ2B
VID = 350 mV
VCM = 1.2V
Clock (RZ)
EQ0 = 1, EQ1 = 0
2.5 Gbps
0.5
1
ps
Random Jitter (RMS Value)
Test Channel D (6)
3.125 Gbps
0.5
1
ps
VID = 350 mV
VCM = 1.2V
K28.5 (NRZ)
EQ0 = 1, EQ1 = 0
2.5 Gbps
1
16
ps
Deterministic Jitter (Peak to Peak)
Test Channel D (7)
3.125 Gbps
11
31
ps
VID = 350 mV
VCM = 1.2V
PRBS-23 (NRZ)
EQ0 = 1, EQ1 = 0
2.5 Gbps
0.03
0.09
UIP-P
Total Jitter (Peak to Peak)
Test Channel D (8)
3.125 Gbps
0.06
0.14
UIP-P
tDJ1B
tDJ2B
tTJ1B
tTJ2B
JITTER PERFORMANCE WITH EQ = MEDIUM (Figure 5 and Figure 6)
tRJ1C
tRJ2C
VID = 350 mV
VCM = 1.2V
Clock (RZ)
EQ0 = 0, EQ1 = 1
2.5 Gbps
0.5
1
ps
Random Jitter (RMS Value)
Test Channel E (6)
3.125 Gbps
0.5
1
ps
VID = 350 mV
VCM = 1.2V
K28.5 (NRZ)
EQ0 = 0, EQ1 = 1
2.5 Gbps
10
29
ps
Deterministic Jitter (Peak to Peak)
Test Channel E (7)
3.125 Gbps
27
43
ps
tDJ1C
tDJ2C
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
Specification is ensured by characterization and is not tested in production.
The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or notes. Typical specifications are estimations only and
are not ensured
Typical values represent most likely parametric norms for VCC = +3.3V and TA = +25°C, and at the Recommended Operation Conditions
at the time of product characterization and are not ensured
tSKD1, |tPLHD − tPHLD|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative
going edge of the same channel.
tSKD2, Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This
specification applies to devices at the same VCC and within 5°C of each other within the operating temperature range.
Measured on a clock edge with a histogram and an accumulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is
subtracted algebraically.
Measured on an eye diagram with a histogram and an accumulation of 3500 histogram hits. Input stimulus jitter is subtracted.
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
5
DS25BR110
SNLS255E – MARCH 2007 – REVISED APRIL 2013
www.ti.com
AC Electrical Characteristics(1) (continued)
Over recommended operating supply and temperature ranges unless otherwise specified.(2)(3)
Parameter
tTJ1C
tTJ2C
Total Jitter (Peak to Peak)
Test Channel E (8)
Test Conditions
VID = 350 mV
VCM = 1.2V
PRBS-23 (NRZ)
EQ0 = 0, EQ1 = 1
Min
Typ
Max
Units
2.5 Gbps
0.07
0.12
UIP-P
3.125 Gbps
0.12
0.17
UIP-P
JITTER PERFORMANCE WITH EQ = HIGH (Figure 5 and Figure 6)
tRJ1D
tRJ2D
VID = 350 mV
VCM = 1.2V
Clock (RZ)
EQ0 = 1, EQ1 = 1
2.5 Gbps
1.6
2.1
ps
Random Jitter (RMS Value)
Test Channel F (6)
3.125 Gbps
1.7
2.3
ps
VID = 350 mV
VCM = 1.2V
K28.5 (NRZ)
EQ0 = 1, EQ1 = 1
2.5 Gbps
30
45
ps
Deterministic Jitter (Peak to Peak)
Test Channel F (7)
3.125 Gbps
43
59
ps
VID = 350 mV
VCM = 1.2V
PRBS-23 (NRZ)
EQ0 = 1, EQ1 = 1
2.5 Gbps
0.14
0.27
UIP-P
Total Jitter (Peak to Peak)
Test Channel F (8)
3.125 Gbps
0.19
0.28
UIP-P
tDJ1D
tDJ2D
tTJ1D
tTJ2D
6
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
DS25BR110
www.ti.com
SNLS255E – MARCH 2007 – REVISED APRIL 2013
DC TEST CIRCUITS
VOH
OUT+
IN+
Power Supply
R
D
RL
Power Supply
IN-
OUTVOL
Figure 1. Differential Driver DC Test Circuit
AC Test Circuits and Timing Diagrams
OUT+
IN+
R
Signal Generator
D
IN-
RL
OUT-
Figure 2. Differential Driver AC Test Circuit
Figure 3. Propagation Delay Timing Diagram
Figure 4. LVDS Output Transition Times
Equalization Test Circuits
TEST
CHANNEL
CHARACTERIZATION
BOARD
50:
Microstrip
DS25BR110
50:
Microstrip
L=4"
L=4"
L=4"
L=4"
50:
Microstrip
50:
Microstrip
PATTERN
GENERATOR
OSCILLOSCOPE
Figure 5. Equalization Performance Test Circuit
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
7
DS25BR110
SNLS255E – MARCH 2007 – REVISED APRIL 2013
www.ti.com
50:
Microstrip
50:
Microstrip
L = A, B or C
L=1"
L=1"
L=1"
50:
Microstrip
L=1"
100: Differential
Stripline
50:
Microstrip
Figure 6. Test Channel Description
Test Channel Loss Characteristics
The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric
constant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries:
Trace Width (W) = 5 mils, Gap (S) = 5 mils, Height (B) = 16 mils.
Insertion Loss (dB)
Test Channel
Length
(inches)
500 MHz
750 MHz
1000 MHz
1250 MHz
1500 MHz
1560 MHz
A
10
-1.2
-1.7
-2.0
-2.4
-2.7
-2.8
B
20
-2.6
-3.5
-4.1
-4.8
-5.5
-5.6
C
30
-4.3
-5.7
-7.0
-8.2
-9.4
-9.7
D
15
-1.6
-2.2
-2.7
-3.2
-3.7
-3.8
E
30
-3.4
-4.5
-5.6
-6.6
-7.7
-7.9
F
60
-7.8
-10.3
-12.4
-14.5
-16.6
-17.0
Device Operation
INPUT INTERFACING
The DS25BR110 accepts differential signals and allows simple AC or DC coupling. With a wide common mode
range, the DS25BR110 can be DC-coupled with all common differential drivers (i.e., LVPECL, LVDS, CML). The
following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the
DS25BR110 inputs are internally terminated with a 100Ω resistor.
100: Differential T-Line
OUT+
IN+
LVDS
DS25BR110
OUT-
IN-
Figure 7. Typical LVDS Driver DC-Coupled Interface to DS25BR110 Input
8
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
DS25BR110
www.ti.com
SNLS255E – MARCH 2007 – REVISED APRIL 2013
CML3.3V or CML2.5V
VCC
50:
100: Differential T-Line
50:
OUT+
IN+
DS25BR110
IN-
OUT-
Figure 8. Typical CML Driver DC-Coupled Interface to DS25BR110 Input
LVPECL
Driver
OUT+
100: Differential T-Line
LVDS
Receiver
IN+
100:
OUT150-250:
IN150-250:
Figure 9. Typical LVPECL Driver DC-Coupled Interface to DS25BR110 Input
OUTPUT INTERFACING
The DS25BR110 outputs signals compliant to the LVDS standard. It can be DC-coupled to most common
differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers
and assumes that the receivers have high impedance inputs. While most differential receivers have a common
mode input range that can accommodate LVDS compliant signals, it is recommended to check the respective
receiver's datasheet prior to implementing the suggested interface implementation.
100: Differential T-Line
OUT+
DS25BR110
IN+
CML or
LVPECL or
LVDS
100:
IN-
OUT-
Figure 10. Typical DS25BR110 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
9
DS25BR110
SNLS255E – MARCH 2007 – REVISED APRIL 2013
www.ti.com
Typical Performance
4.50
4.50
w/ EQ
TA = 25°C
NRZ PRBS-7
TJ = 0.25 UI
3.75
3.00
MAXIMUM DATA RATE (Gbps)
MAXIMUM DATA RATE (Gbps)
VCC = 3.3V
2.25
w/ EQ
1.50
0.75
w/o EQ
3.75
3.00
2.25
1.50
TA = 25°C
NRZ PRBS-7
TJ = 0.5 UI
0.75
0
0
0
3
6
9
12
15
0
3
CAT5e LENGTH (m)
6
9
12
15
CAT5e LENGTH (m)
Figure 11. Maximum Data Rate as a Function of CAT5e
(Belden 1700A) Length
Figure 12. Maximum Data Rate as a Function of CAT5e
(Belden 1700A) Length
4.50
4.50
VCC = 3.3V
w/ PE and/or EQ
w/ EQ
TA = 25°C
NRZ PRBS-7
TJ = 0.25 UI
3.75
3.00
MAXIMUM DATA RATE (Gbps)
MAXIMUM DATA RATE (Gbps)
w/o EQ
VCC = 3.3V
2.25
1.50
w/o PE and EQ
0.75
3.75
3.00
1.50
VCC = 3.3V
0
6
12
18
24
TA =25°C
NRZ PRBS-7
TJ = 0.25 UI
0.75
0
0
w/o EQ
2.25
30
0
3
6
9
12
15
CAT7 LENGTH (m)
CAT5e LENGTH (m)
Figure 13. Maximum Data Rate as a Function of CAT5e
(Belden 1700A) Length
DS25BR120 Used as a Driver
DS25BR110 Used as a Receiver
Figure 14. Maximum Data Rate as a Function of CAT7
(Siemon Tera) Length
4.50
4.50
MAXIMUM DATA RATE (Gbps)
MAXIMUM DATA RATE (Gbps)
w/ PE and/or EQ
3.75
3.00
2.25
w/o PE and EQ
1.50
VCC = 3.3V
0.75
0
TA = 25°C
NRZ PRBS-7
TJ = 0.5 UI
0
6
12
18
24
3.75
2.25
w/o EQ
1.50
VCC = 3.3V
0.75
TA =25°C
NRZ PRBS-7
TJ = 0.5 UI
0
30
0
3
6
9
12
15
CAT7 LENGTH (m)
CAT5e LENGTH (m)
Figure 15. Maximum Data Rate as a Function of CAT5e
(Belden 1700A) Length
DS25BR120 Used as a Driver
DS25BR110 Used as a Receiver
10
w/ EQ
3.00
Figure 16. Maximum Data Rate as a Function of CAT7
(Slemon Tera) Length
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
DS25BR110
www.ti.com
SNLS255E – MARCH 2007 – REVISED APRIL 2013
Typical Performance (continued)
Figure 17. A 2.5 Gbps NRZ PRBS-7 After 70"
Differential FR-4 Stripline
V:100 mV / DIV, H:75 ps / DIV
Figure 18. An Equalized 2.5 Gbps NRZ PRBS-7 After 70"
Differential FR-4 Stripline
V:100 mV / DIV, H:75 ps / DIV
Figure 19. A 3.125 Gbps NRZ PRBS-7 After 70"
Differential FR-4 Stripline
V:100 mV / DIV, H:50 ps / DIV
Figure 20. An Equalized 3.125 Gbps NRZ PRBS-7 After 70"
Differential FR-4 Stripline
V:100 mV / DIV, H:50 ps / DIV
150
150
VCC = 3.3V
TA = 25°C
NRZ PRBS-7
EQ = Off
125
100
75
50
25
0
0
0.8
1.6
2.4
3.2
TOTAL RESIDUAL JITTER (ps)
TOTAL RESIDUAL JITTER (ps)
VCC = 3.3V
TA = 25°C
NRZ PRBS-7
EQ = Low
125
100
75
50
10" FR4 Stripline
25
0
4.0
20" FR4 Stripline
0
0.8
1.6
2.4
3.2
4.0
DATA RATE (Gbps)
DATA RATE (Gbps)
Figure 21. Total Jitter as a Function of Data Rate
Figure 22. Total Jitter as a Function of Data Rate
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
11
DS25BR110
SNLS255E – MARCH 2007 – REVISED APRIL 2013
www.ti.com
Typical Performance (continued)
150
150
70" FR4 Stripline
125
TA = 25°C
NRZ PRBS-7
EQ = Medium
40" FR4 Stripline
100
75
30" FR4 Stripline
50
20" FR4 Stripline
25
TOTAL RESIDUAL JITTER (ps)
TOTAL RESIDUAL JITTER (ps)
VCC = 3.3V
VCC = 3.3V
TA = 25°C
NRZ PRBS-7
EQ = High
125
100
60" FR4 Stripline
75
50
40" FR4 Stripline
25
50" FR4 Stripline
0
0
0.8
1.6
2.4
3.2
0
4.0
0
0.8
DATA RATE (Gbps)
Figure 23. Total Jitter as a Function of Data Rate
3.2
4.0
150
VCC = 3.3V
VCC = 3.3V
TA = 25°C
NRZ PRBS-7
2.5 Gbps
TOTAL RESIDUAL JITTER (ps)
TOTAL RESIDUAL JITTER (ps)
2.4
Figure 24. Total Jitter as a Function of Data Rate
150
125
1.6
DATA RATE (Gbps)
100
75
15" FR4, EQ = Low
50
4" FR4, EQ = Off
25
125
100
TA = 25°C
NRZ PRBS-7
2.5 Gbps
75
60" FR4, EQ = High
50
25
30" FR4, EQ = Medium
0
0.25
0.40
0.55
0.70
0.85
0
0.25
1.00
0.40
0.55
0.70
0.85
1.00
DIFFERENTIAL INPUT VOLTAGE (V)
DIFFERENTIAL INPUT VOLTAGE (V)
Figure 25. Total Jitter as a Function of Input Amplitude
Figure 26. Total Jitter as a Function of Input Amplitude
150
150
VCC = 3.3V
125
100
TA = 25°C
NRZ PRBS-7
3.125 Gbps
TOTAL RESIDUAL JITTER (ps)
TOTAL RESIDUAL JITTER (ps)
VCC = 3.3V
75
15" FR4, EQ = Low
50
4" FR4, EQ = Off
25
125
100
TA = 25°C
NRZ PRBS-7
3.125 Gbps
75
50
30" FR4, EQ = Medium
25
60" FR4, EQ = High
0
0.25
0.40
0.55
0.70
0.85
0
0.25
1.00
DIFFERENTIAL INPUT VOLTAGE (V)
Figure 27. Total Jitter as a Function of Input Amplitude
12
0.40
0.55
0.70
0.85
1.00
DIFFERENTIAL INPUT VOLTAGE (V)
Figure 28. Total Jitter as a Function of Input Amplitude
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
DS25BR110
www.ti.com
SNLS255E – MARCH 2007 – REVISED APRIL 2013
REVISION HISTORY
Changes from Revision D (April 2013) to Revision E
•
Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 12
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS25BR110
13
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
DS25BR110TSD/NOPB
ACTIVE
WSON
NGQ
8
1000
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
2R110
DS25BR110TSDX/NOPB
ACTIVE
WSON
NGQ
8
4500
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
2R110
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
