DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
DS64BR111 Ultra Low Power 6.4 Gbps 2-Channel Repeaters with Input Equalization and
Output De-Emphasis
Check for Samples: DS64BR111
FEATURES
DESCRIPTION
•
The DS64BR111 is an extremely low power, high
performance dual-channel repeater for serial links
with data rates up to 6.4 Gbps. The DS64BR111
pinout is configured as one bidirectional lane (one
transmit, one receive channel).
1
2
•
•
•
•
•
•
•
Two Channel Repeater for up to 6.4 Gbps
– DS64BR111 : 1x Bidirectional Lane
Low 65mW/Channel (Typical) Power
Consumption, with Option to Power Down
Unused Channels
Advanced Signal Conditioning Features
– Receive Equalization up to +25 dB
– Transmit De-Emphasis up to -12 dB
– Transmit VOD Control: 700 to 1200 mVp-p
– < 0.2 UI of Residual DJ at 6.4 Gbps
Programmable via Pin Selection, EEPROM or
SMBus Interface
Single Supply Operation Selectable: 2.5V or
3.3v
Flow-Thru Pinout in 4mmx4mm 24-Pin
Leadless WQFN Package
>5kV HBM ESD Rating
Industrial -40 to 85°C Operating Temperature
Range
APPLICATIONS
•
•
High-Speed Active Copper Cable Modules and
FR-4 Backplane in Communication Systems
FC, SAS, SATA 3/6 Gbps (with OOB Detection),
InfiniBand, CPRI, OBSAI, RXAUI and Many
Others
The DS64BR111 features a powerful 4-stage
continuous time linear equalizer (CTLE) to provide a
boost of up to +25 dB at 3.2 GHz and open an input
eye that is completely closed due to inter-symbol
interference (ISI) induced by the interconnect
mediums such as an FR-4 backplane or AWG-30
cables. The transmitter features a programmable
output de-emphasis driver with up to -12 dB and
allows amplitude voltage levels to be selected from
700 mVp-p to 1200 mVp-p to suit multiple application
scenarios.
The programmable settings can be applied via pin
settings, SMBus (I2C) protocol or an external
EEPROM. When operating in the EEPROM mode,
the configuration information is automatically loaded
on power up – This eliminates the need for an
external microprocessor or software driver.
Part of TI's PowerWise family of energy efficient
devices, the DS64BR111 consumes just 65
mW/channel (typical), and allow the option to turn-off
unused channels. This ultra low power consumption
eliminates the need for external heat sinks and
simplifies thermal management in active cable
applications.
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011–2013, Texas Instruments Incorporated
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
Typical Application
DS64BR111
Interconnect
Cable
ASIC/FPGA
DS64BR111
ASIC/FPGA
Block Diagram - Detail View Of Channel (1 Of 2)
VOD/ DE-EMPHASIS CONTROL
VOD
VDD
SMBus
50:
DEM
50:
SMBus
EQ
OUTBUF
IN+
IN-
OUT+
OUT-
Tx IDLE Enable
EQ[1:0]
SMBus
IDLE DETECT
2
Channel
Status
and
Control
Submit Documentation Feedback
LOS
SD_TH
TX_DIS
MODE
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
(1)
SCL/DEMB
SDA/DEMA
ENSMB
EQB1/AD2
EQB0/AD3
4
3
2
1
TX_DIS
5
6
Pin Diagram
OUTA+
7
24
INA+
OUTA-
8
23
INA-
22
VDD
21
VDD
AD1/EQA1
9
AD0/EQA0
10
INB+
11
20
OUTB+
INB-
12
19
OUTB-
14
15
16
17
18
SD_TH
VIN
VDD_SEL
VOD_SEL / READEN#
MODE / DONE#
13
LOS
SMBUS AND
CONTROL
The center DAP on the package bottom is the device GND connection. This pad must be connected to GND through
multiple (minimum of 4) vias to ensure optimal electrical and thermal performance.
DS64BR111 Pin Diagram 24 lead
PIN DESCRIPTIONS
Pin Name
Pin
Number
I/O, Type
(1)
Pin Description
Differential High Speed I/O's
INA+, INA- ,
INB+, INB-,
24, 23
11, 12
I, CML
Inverting and non-inverting CML differential inputs to the equalizer. An on-chip
50Ω termination resistor connects INx+ to VDD and INx- to VDD when
enabled.
OUTA+, OUTA-,
OUTB+, OUTB-,
7, 8
20, 19
O,CML
Inverting and non-inverting 50Ω driver outputs with de-emphasis. Compatible
with AC coupled CML inputs.
3
I, LVCMOS Float
System Management Bus (SMBus) enable pin
Tie HIGH = Register Access, SMBus Slave mode
FLOAT = SMBus Master read from External EEPROM
Tie LOW = External Pin Control Mode
Control Pins
ENSMB
ENSMB = 1 (SMBUS MODE)
SCL
5
I, LVCMOS
O, Open Drain
ENSMB Master or Slave mode
SMBUS clock input pin is enabled. A clock input in Slave mode. Can also be a
clock output in Master mode.
SDA
4
I, LVCMOS,
O, OPEN Drain
ENSMB Master or Slave mode
The SMBus bidirectional SDA pin is enabled. Data input or open drain (pulldown only) output.
(1)
LVCMOS inputs without the “Float” conditions must be driven to a logic low or high at all times or operation is not specified. Unless the
"Float" level is desired; 4-Level input pins require a minimum 1K resistor to GND, VDD (in 2.5V mode), or VIN (in 3.3V mode). For
additional information, Table 1 Table 5
Input edge rate for LVCMOS/FLOAT inputs must be faster than 50 ns from 10–90%
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
3
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
PIN DESCRIPTIONS (continued)
Pin Name
Pin
Number
I/O, Type (1)
Pin Description
AD0-AD3
10, 9, 2, 1
I, LVCMOS Float
(4-Levels)
ENSMB Master or Slave mode
SMBus Slave Address Inputs. In SMBus mode, these pins are the user set
SMBus slave address inputs. There are 16 addresses supported by these
pins.
Pins must be tied LOW or HIGH when used to define the device SMBus
address.
Note: Setting VOD_SEL = High in SMBus Mode will force the Address =
B0'h
READEN#
17
I, LVCMOS
When using an External EEPROM, a transition from high to low starts the load
from the external EEPROM
DONE#
18
IO, LVCMOS,
Float
(4-Levels)
EEPROM Download Status
HIGH indicates Error / Still Loading
LOW indicates download complete. No Error.
EQA0, EQA1
EQB0, EQB1
10, 9
1, 2
I, LVCMOS, Float EQA/B ,0/1 control the level of equalization of each channel. The EQA/B pins
(4-Levels)
are active only when ENSMB is de-asserted (LOW).
When ENSMB goes high the SMBus registers provide independent control of
each lane, and the EQB0/B1 pins are converted to SMBUS AD2/AD3 inputs.
DEMA, DEMB
4, 5
IO, LVCMOS,
Float
(4-Levels)
DEMA/B controls the level of de-emphasis. The DEMA/B pins are only active
when ENSMB is de-asserted (LOW). Each of the 4 A/B channels have the
same level unless controlled by the SMBus control registers. When ENSMB
goes high the SMBus registers provide independent control of each lane and
the DEM pins are converted to SMBUS SCL and SDA pins.
TX_DIS
6
I, LVCMOS
DS64BR111
High = OUTA Enabled / OUTB Disabled
Low = OUTA/B Enabled
VOD_SEL
17
I, LVCMOS, Float EQ Mode and VOD select.
(4-Levels)
High = (VOD = 1.1V/1.3V)
Float = (VOD = 1.0 V)
20K = (VOD = 1.2 V)
Low = (VOD = 700m V)
Note: DS64BR111 OUTA is limited to 700mV in pin mode, see Table 4 for
additional information.
Note: Setting VOD_SEL = High in SMBus Mode will force the SMBus
Address = B0'h
VDD_SEL
16
I, Internal Pull-up
Enables the 3.3V to 2.5V internal regulator
Low = 3.3 V Operation
Float = 2.5 V Operation
MODE
18
I, LVCMOS
Controls Device Mode of Operation
High = Continuous Talk
Float = Slow OOB
20KΩ = eSATA Mode, Fast OOB, Auto Low Power on 100 uS of inactivity. SD
stays active.
Low = SAS Mode, Fast OOB
13
O, Open Drain
Indicates Loss of Signal (Default is LOS on INA). Can be modified via SMBus
registers.
14
I, LVCMOS, Float The SD_TH pin controls LOS threshold setting;
(4-Levels)
Assert (mV), Deassert (mV)
20K = 160 mV, 100 mV
Float = 180 mV, 110 mV (Default)
High = 190 mV, 130 mV
Low = 210 mV, 150 mV
Note: Using values less than the default level can extend the time
required to detect LOS and are not recommended.
ENSMB = 0 (PIN MODE)
Status Output
LOS
LOS Threshold Input
SD_TH
Power
4
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
PIN DESCRIPTIONS (continued)
Pin Name
Pin
Number
I/O, Type (1)
Pin Description
VDD
21, 22
Power
Power supply pins
2.5V mode connect to 2.5V
3.3V mode do not connect to any supply voltage. Should be used to attach
external decoupling to device. 100 - 200 nF recommended.
Note: See APPLICATION INFORMATION for additional information.
VIN
15
Power
VIN = 3.3V +/-10% (input to internal LDO regulator)
Note: Must FLOAT for 2.5V operation. See APPLICATION INFORMATION
for additional information.
GND
DAP
Power
Ground pad (DAP - die attach pad).
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ABSOLUTE MAXIMUM RATINGS (1) (2)
Supply Voltage (VDD)
-0.5V to +2.75V
Supply Voltage (VIN)
-0.5V to +4.0V
LVCMOS Input/Output Voltage
-0.5V to +4.0V
CML Input Voltage
-0.5V to (VDD+0.5)
CML Input Current
-30 to +30 mA
Junction Temperature
125°C
Storage Temperature
-40°C to +125°C
ESD Rating
HBM, STD - JESD22-A114F
> 5 kV
MM, STD - JESD22-A115-A
100 V
CDM, STD - JESD22-C101-D
1250 V
Package Thermal Resistance
θJC
3.2°C/W
θJA, No Airflow, 4 layer JEDEC
33.0°C/W
For soldering specifications:
See product folder at www.ti.com
http://www.ti.com/lit/SNOA549
(1)
(2)
“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute
Maximum Numbers are specified for a junction temperature range of -40°C to +125°C. Models are validated to Maximum Operating
Voltages only.
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office / Distributors for
availability and specifications.
RECOMMENDED OPERATING CONDITIONS
Min
Typ
Max
Units
Supply Voltage (2.5V
Mode)
2.375
2.5
2.625
V
Supply Voltage (3.3V
Mode)
3.0
3.3
3.6
V
Ambient Temperature
-40
25
+85
°C
3.6
V
SMBus (SDA, SCL)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
5
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
ELECTRICAL CHARACTERISTICS
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Power Supply Current
IDD
Supply Current
TX_DIS = LOW, EQ = ON
VOD_SEL = Float ( 1000 mV)
50
63
Auto Low Power Mode
TX_DIS = LOW, MODE = 20K
VID CHA and CHB = 0.0V
VOD_SEL = Float (1000 mV)
12
15
TX_DIS = HIGH
25
mA
35
LVCMOS DC Specifications
VIH
Voltage Input High
VIL
Voltage Input Low
VOH
Voltage Output High
IOH = -4.0 mA (1)
VOL
Voltage Output Low
IOL = 4.0 mA
IIN
Input Leakage Current
Vinput = 0V or VDD
VDD_SEL = Float
IIN-P
Input Leakage Current
4-Level Input
2.0
VDD
V
GND
0.7
V
2.0
V
0.4
V
-15
+15
uA
Vinput = 0V or VIN
VDD_SEL = Low
-15
+15
Vinput = 0V or VDD - 0.05 V
VDD_SEL = Float
Vinput = 0V or VIN - 0.05 V
VDD_SEL = Low
-160
+80
uA
LOS and ENABLE / DISABLE Timing
TLOS_OFF
Input IDLE to Active
See (2)
RX_LOS response time
0.035
uS
TLOS_ON
Input Active to IDLE
See (2)
RX_LOS response time
0.4
uS
TOFF
TX Disable assert Time
TX_DIS = HIGH to
Output OFF
See (2)
0.005
uS
TON
TX Disable negateTime See (2)
TX_DIS = LOW to
Output ON
0.150
uS
TLP_EXIT
Auto Low Power Exit
ALP to Normal
Operation
See (2)
150
nS
TLP_ENTER
Auto Low Power Enter
Normal Operation to
Auto Low Power
See (2)
100
uS
CML RECEIVER INPUTS
VTX
Source Transmit
Launch Signal Level
Default power-up conditions
ENSMB = 0 or 1
VOD_SEL = Float
RLRX-IN
RX return loss
SDD11 @ 4.1 GHz
190
800
-12
SDD11 @ 11.1 GHz
-8
SCD11 @ 11.1 GHz
-10
1600
mV
dB
HIGH SPEED TRANSMITTER OUTPUTS
(1)
(2)
6
VOH only applies to the DONE# pin; LOS, SCL, and SDA are open-drain outputs that have no internal pull-up capability. DONE# is a
full LVCMOS output with pull-up and pull-down capability
Parameter not tested in production.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
ELECTRICAL CHARACTERISTICS (continued)
Symbol
Parameter
Conditions
VOD1
Output Voltage
Differential Swing
OUT+ and OUT- AC coupled
and terminated by 50Ω to GND
VOD_SEL = LOW (700 mV
setting)
DE = LOW
Min
500
Typ
650
800
VOD2
Output Voltage
Differential Swing
OUT+ and OUT- AC coupled
and terminated by 50Ω to GND
VOD_SEL = FLOAT (1000 mV
setting)
DE = LOW
800
1000
1100
VOD3
Output Voltage
Differential Swing
OUT+ and OUT- AC coupled
and terminated by 50Ω to GND
VOD_SEL = 20K (1200 mV
setting)
DE = LOW
950
1150
1350
VOD_DE1
De-Emphasis Levels
OUT+ and OUT- AC coupled
and terminated by 50Ω to GND
VOD_SEL = FLOAT (1000 mV
setting)
DE = FLOAT
-3
dB
VOD_DE2
De-Emphasis Levels
OUT+ and OUT- AC coupled
and terminated by 50Ω to GND
VOD_SEL = FLOAT (1000 mV
setting)
DE = 20K
-6
dB
VOD_DE3
De-Emphasis Levels
OUT+ and OUT- AC coupled
and terminated by 50Ω to GND
VOD_SEL = FLOAT (1000 mV
setting)
DE = HIGH
-9
dB
VCM-AC
Output Common-Mode
Voltage
AC Common Mode Voltage
DE = 0 dB, VOD 256 bytes is necessary to properly address the EEPROM. There are 37
bytes of data size for each DS100BR111 device.
16
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
:1000000000002000000407002FED4002FED4002FC4
:10001000AD4002FAD400005F568005F5A8005F5AE9
:100020008005F5A800005454F100000000000000A8
:1000300000000000000000000000000000000000C0
:1000400000000000000000000000000000000000B0
:1000500000000000000000000000000000000000A0
:100060000000000000000000000000000000000090
:100070000000000000000000000000000000000080
:100080000000000000000000000000000000000070
:100090000000000000000000000000000000000060
:1000A0000000000000000000000000000000000050
:1000B0000000000000000000000000000000000040
:1000C0000000000000000000000000000000000030
:1000D0000000000000000000000000000000000020
:1000E0000000000000000000000000000000000010
:1000F0000000000000000000000000000000000000
:00000001FF
CRC-8 based on 40 bytes of
data in this shaded area
CRC Polynomial = 0x07
Insert the CRC value here
MAX EEPROM Burst = 32
Figure 6. Typical EEPROM Data Set
The CRC-8 calculation is performed on the first 3 bytes of header information plus the 37 bytes of data for the
DS64BR111 or 40 bytes in total. The result of this calculation is placed immediately after the DS64BR111 data in
the EEPROM which ends with "5454". The CRC-8 in the DS64BR111 uses a polynomial = x8 + x2 + x + 1
In SMBus master mode the DS64BR111 reads its initial configuration from an external EEPROM upon power-up.
Some of the pins of the DS64BR111 perform the same functions in SMBus master and SMBus slave mode.
Once the DS64BR111 has finished reading its initial configuration from the external EEPROM in SMBus master
mode it reverts to SMBus slave mode and can be further configured by an external controller over the SMBus.
The connection to an external SMBus master is optional and can be omitted for applications were additional
security is desirable. There are two pins that provide unique functions in SMBus master mode.
• DONE#
• READEN#
When the DS64BR111 is powered up in SMBus master mode, it reads its configuration from the external
EEPROM when the READEN# pin goes low. When the DS64BR111 is finished reading its configuration from the
external EEPROM, it drives the DONE# pin low. In applications where there is more than one DS64BR111 on
the same SMBus, bus contention can result if more than one DS64BR111 tries to take control of the SMBus at
the same time. The READEN# and DONE# pins prevent this bus contention. The system should be designed so
that the READEN# pin from one DS64BR111 in the system is driven low on power-up. This DS64BR111 will take
command of the SMBus on power-up and will read its initial configuration from the external EEPROM. When it is
finished reading its configuration, it will drive the DONE# pin low. This pin should be connected to the READEN#
pin of another DS64BR111. When this DS64BR111 senses its READEN# pin driven low, it will take command of
the SMBus and read its initial configuration from the external EEPROM, after which it will set its DONE# pin low.
By connecting the DONE# pin of each DS64BR111 to the READEN# pin of the next DS64BR111, each
DS64BR111 can read its initial configuration from the EEPROM without causing bus contention.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
17
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
EEPROM
GND
GND
GND
AD0
AD1
3.3V
SDA
SCL
AD2
One or both of these lines
should float for EEPROM
larger than 256 bytes.
Note: Set AD[3:0] of each DS64BR111 to unique SMBus Address.
SDA
SCL
SCL
SDA
ENSMB
AD2
AD3
4
3
2
1
AD3
1
TX_DIS
AD2
2
5
ENSMB
3
FLOAT
6
SCL
SDA
4
AD3
1
TX_DIS
AD2
2
5
ENSMB
3
FLOAT
6
SCL
SDA
4
TX_DIS
5
6
FLOAT
From External
SMBus Master
OUTA+
7
24
INA+
OUTA+
7
24
INA+
OUTA+
7
24
OUTA-
8
23
INA-
OUTA-
8
23
INA-
OUTA-
8
23
INA-
AD1
9
22
VDD
AD1
9
22
VDD
AD1
9
22
VDD
AD0
10
21
VDD
21
VDD
SMBUS AND
CONTROL
13
14
15
16
17
18
SD_TH
VIN
VDD_SEL
READEN#
DONE#
18
OUTB-
DONE#
19
READEN#
12
17
INB-
16
OUTB-
15
19
VDD_SEL
12
VIN
OUTB+
INB-
14
20
SD_TH
11
13
10
INB+
LOS
AD0
OUTB+
DONE#
VDD
20
18
21
11
17
10
READEN#
AD0
INB+
GND
16
OUTB-
VDD_SEL
19
15
12
VIN
INB-
14
OUTB+
13
20
LOS
11
SD_TH
INB+
SMBUS AND
CONTROL
LOS
SMBUS AND
CONTROL
INA+
Figure 7. Typical multi-device EEPROM connection diagram
18
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
Table 6. Multi-Device EEPROM Register Map Overview
Addr
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
BIt 0
0
CRC EN
Address Map EEPROM >
256 Bytes
Reserved
COUNT[3]
COUNT[2]
COUNT[1]
COUNT[0]
1
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
2
EE Burst[7]
EE Burst[6]
EE Burst[5]
EE Burst[4]
EE Burst[3]
EE Burst[2]
EE Burst[1]
EE Burst[0]
Device 0
Info
3
CRC[7]
CRC[6]
CRC[5]
CRC[4]
CRC[3]
CRC[2]
CRC[1]
CRC[0]
4
EE AD0 [7]
EE AD0 [6]
EE AD0 [5]
EE AD0 [4]
EE AD0 [3]
EE AD0 [2]
EE AD0 [1]
EE AD0 [0]
Device 1
Info
5
CRC[7]
CRC[6]
CRC[5]
CRC[4]
CRC[3]
CRC[2]
CRC[1]
CRC[0]
6
EE AD1 [7]
EE AD1 [6]
EE AD1 [5]
EE AD1 [4]
EE AD1 [3]
EE AD1 [2]
EE AD1 [1]
EE AD1 [0]
Device 2
Info
7
CRC[7]
CRC[6]
CRC[5]
CRC[4]
CRC[3]
CRC[2]
CRC[1]
CRC[0]
8
EE AD2 [7]
EE AD2 [6]
EE AD2 [5]
EE AD2 [4]
EE AD2 [3]
EE AD2 [2]
EE AD2 [1]
EE AD2 [0]
Device 3
Info
9
CRC[7]
CRC[6]
CRC[5]
CRC[4]
CRC[3]
CRC[2]
CRC[1]
CRC[0]
10
EE AD3 [7]
EE AD3 [6]
EE AD3 [5]
EE AD3 [4]
EE AD3 [3]
EE AD3 [2]
EE AD3 [1]
EE AD3 [0]
Device 0
Addr 3
11
RES
RES
RES
RES
RES
RES
RES
RES
Device 0
Addr 4
12
RES
RES
PDWN Inp
PDWN OSC
RES
eSATA CHA
eSATA CHB
Ovrd TX_DIS
Device 0
Addr 38
46
RES
RES
RES
RES
RES
RES
RES
RES
Device 0
Addr 39
47
RES
RES
RES
RES
RES
RES
RES
RES
Device 1
Addr 3
48
RES
RES
RES
RES
RES
RES
PWDN CH B
PWDN CH A
Device 1
Addr 4
49
RES
RES
PDWN Inp
PDWN OSC
RES
eSATA CHA
eSATA CHB
Ovrd TX_DIS
Device 1
Addr 38
83
RES
RES
RES
RES
RES
RES
RES
RES
Device 1
Addr 39
84
RES
RES
RES
RES
RES
RES
RES
RES
Device 2
Addr 3
85
RES
RES
RES
RES
RES
RES
PWDN CH B
PWDN CH A
Device 2
Addr 4
86
RES
RES
PDWN Inp
PDWN OSC
RES
eSATA CHA
eSATA CHB
Ovrd TX_DIS
Device 2
Addr 38
120
RES
RES
RES
RES
RES
RES
RES
RES
Device 2
Addr 39
121
RES
RES
RES
RES
RES
RES
RES
RES
Device 3
Addr 3
122
RES
RES
RES
RES
RES
RES
PWDN CH B
PWDN CH A
Device 3
Addr 4
123
RES
RES
PDWN Inp
PDWN OSC
RES
eSATA CHA
eSATA CHB
Ovrd TX_DIS
Device 3
Addr 38
157
RES
RES
RES
RES
RES
RES
RES
RES
Device 3
Addr 39
158
RES
RES
RES
RES
RES
RES
RES
RES
Header
•
•
•
•
CRC EN = 1; Address Map = 1
EEPROM > 256 Bytes = 0
COUNT[3:0] = 0011'b
Note: Multiple DS64BR111 devices may point at the same address space if they have identical programming
values.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
19
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
Table 7. Single EEPROM Header + Register Map with Default Value
EEPROM
Address Byte
Bit 7
0
CRC EN
Address Map EEPROM >
Present
256 Bytes
RES
COUNT[3]
COUNT[2]
COUNT[1]
COUNT[0]
0
0
0
0
0
0
0
0
RES
RES
RES
RES
RES
RES
RES
RES
0
0
0
0
0
0
0
0
Description
Max
EEPROM
Burst size[7]
Max
EEPROM
Burst size[6]
Max
EEPROM
Burst size[5]
Max
EEPROM
Burst size[4]
Max
EEPROM
Burst size[3]
Max
EEPROM
Burst size[2]
Max
EEPROM
Burst size[1]
Max
EEPROM
Burst size[0]
Value
0
0
0
0
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0x01[7]
0x01[6]
0x01[5]
0x01[4]
0x01[3]
0x01[2]
0x01 [1]
0x01 [0]
0
0
0
0
0
0
0
0
Ovrd_LOS
LOS_Value
PDWN Inp
PWDN Osc
Reserved
eSATA
Enable A
eSATA
Enable B
Ovrd TX_DIS
Register
0x02[5]
0x02[4]
0x02 [3]
0x02 [2]
0x02 [0]
0x04 [7]
0x04 [6]
0x04 [5]
Value
0
0
0
0
0
0
0
0
TX_DIS CHA TX_DIS CHB Reserved
EQ Stage 4
CHB
EQ Stage 4
CHA
Reserved
Overide
IDLE_th
Reserved
Register
0x04 [4]
0x04 [3]
0x04 [2]
0x04 [1]
0x04 [0]
0x06[4]
0x08 [6]
0x08 [5]
Value
0
0
0
0
0
1
0
0
Ovrd_IDLE
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Register
0x08 [4]
0x08[3]
0x08 [2]
0x08[1]
0x08[0]
0x0B[6]
0x0B[5]
0x0B[4]
Value
0
0
0
0
0
1
1
1
Reserved
Reserved
Reserved
Reserved
Idle auto A
Idle sel A
Reserved
Reserved
Register
0x0B[3]
0x0B[2]
0x0B[1]
0x0B[0]
0x0E [5]
0x0E [4]
0x0E[3]
0x0E[2]
Value
0
0
0
0
0
0
0
0
CHA EQ[7]
CHA EQ[6]
CHA EQ[5]
CHA EQ[4]
CHA EQ[3]
CHA EQ[2]
CHA EQ[1]
CHA EQ[0]
0x0F [7]
0x0F [6]
0x0F [5]
0x0F [4]
0x0F [3]
0x0F [2]
0x0F [1]
0x0F [0]
0
0
1
0
1
1
1
1
A Sel scp
A Out Mode
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0x10 [7]
0x10 [6]
0x10 [5]
0x10 [4]
0x10 [3]
0x10[2]
0x10[1]
0x10[0]
1
1
1
0
1
1
0
1
DEMA[1]
DEMA[0]
CHA Slow
IDLE thA[1]
IDLE thA[0]
IDLE thD[1]
IDLE thD[0]
0x11 [2]
0x11 [1]
0x11 [0]
0x12 [7]
0x12 [3]
0x12 [2]
0x12 [1]
0x12 [0]
0
1
0
0
0
0
0
0
Idle sel B
Reserved
Reserved
CHB EQ[7]
CHB EQ[6]
CHB EQ[5]
CHB EQ[4]
Description
Value
Description
1
Value
2
Description
3
Register
Value
Description
Description
Description
Description
Description
4
5
6
7
8
Register
Value
Description
Register
Value
Description
Register
Value
Description
9
10 DEMA[2]
11 Idle auto B
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Register
0x15 [5]
0x15 [4]
0x15[3]
0x15[2]
0x16 [7]
0x16 [6]
0x16 [5]
0x16 [4]
Value
0
0
0
0
0
0
1
0
Description
CHB EQ[2]
CHB EQ[1]
CHB EQ[0]
B Sel scp
B Out Mode
Reserved
Reserved
Register
0x16 [3]
0x16 [2]
0x16 [1]
0x16 [0]
0x17 [7]
0x17 [6]
0x17 [5]
0x17 [4]
Value
1
1
1
1
1
1
1
0
Description
12 CHB EQ[3]
Reserved
Reserved
Reserved
CHB DEM[2]
CHB DEM[1]
CHB DEM[0]
CHB Slow
Register
0x17 [3]
0x17[2]
0x17[1]
0x17[0]
0x18 [2]
0x18 [1]
0x18 [0]
0x19 [7]
Value
1
1
0
1
0
1
0
0
Reserved
Reserved
Reserved
Reserved
0
0
0
0
Description
13 Reserved
IDLE thA[0]
IDLE thD[1]
IDLE thD[0]
Register
0x19 [3]
0x19 [2]
0x19 [1]
0x19 [0]
Value
0
0
0
0
20
14 IDLE thA[1]
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
Table 7. Single EEPROM Header + Register Map with Default Value (continued)
EEPROM
Address Byte
Description
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
15 Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
1
0
1
1
1
1
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
1
0
1
1
0
1
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
0
0
0
0
0
0
A VOD[2]
A VOD[1]
A VOD[0]
Reserved
Reserved
Reserved
Reserved
0x23 [4]
0x23 [3]
0x23 [2]
0
0
0
0
0
1
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
1
1
1
0
1
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Register
Value
Description
0
16 Reserved
Register
Value
Description
1
17 Reserved
Register
Value
Description
0
18 Reserved
Register
Value
Description
0
19 Reserved
Register
Value
Description
0x25 [4]
1
20 Reserved
Register
0x25 [3]
0x25 [2]
Value
1
1
0
1
0
1
0
0
Reserved
Reserved
Reserved
ovrd fst idle
en hi idle th
A
en hi idle th
B
en fst idle A
0x28 [6]
0x28 [5]
0x28 [4]
0x28 [3]
0
0
0
0
0
0
1
sd mgain A
sd mgain B
Reserved
Reserved
Reserved
Reserved
Reserved
Description
21 Reserved
Register
Value
Description
0
22 en fst idle B
Register
0x28 [2]
0x28 [1]
0x28 [0]
Value
1
0
0
0
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
0
1
1
1
1
1
Reserved
Reserved
Reserved
B VOD[2]
B VOD[1]
B VOD[0]
Reserved
0x2D [4]
0x2D 3]
0x2D [2]
Description
23 Reserved
Register
Value
Description
0
24 Reserved
Register
Value
Description
0
25 Reserved
1
0
1
1
0
1
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
0
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
0
0
1
0
1
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
1
1
0
1
0
1
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
1
0
1
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
0
0
0
0
0
Register
Value
Description
1
26 Reserved
Register
Value
Description
0
27 Reserved
Register
Value
Description
1
28 Reserved
Register
Value
Description
1
29 Reserved
Register
Value
0
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
21
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
Table 7. Single EEPROM Header + Register Map with Default Value (continued)
EEPROM
Address Byte
Description
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
30 Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
0
1
1
1
1
1
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
0
1
1
0
1
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
0
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
0
0
1
0
1
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
1
1
0
1
0
1
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
1
0
1
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
0
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
0
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
0
1
0
1
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
1
0
1
0
1
0
0
Register
Value
0
Description
31 Reserved
Register
Value
0
Description
32 Reserved
Register
Value
1
Description
33 Reserved
Register
Value
0
Description
34 Reserved
Register
Value
1
Description
35 Reserved
Register
Value
1
Description
36 Reserved
Register
Value
0
Description
37 Reserved
Register
Value
0
Description
38 Reserved
Register
Value
0
Description
39 Reserved
Register
Value
0
Below is an example of a 2 kbits (256 x 8-bit) EEPROM Register Dump in hex format for a multi-device
DS64BR111 application.
Table 8. Multi DS100BR111 EEPROM Data
EEPROM
Address
Address (Hex)
EEPROM
Data
Comments
0
00
0x43
1
01
0x00
2
02
0x08
EEPROM Burst Size
3
03
0x00
CRC not used
4
04
0x0B
Device 0 Address Location
5
05
0x00
CRC not used
6
06
0x30
Device 1 Address Location
7
07
0x00
CRC not used
8
08
0x30
Device 2 Address Location
9
09
0x00
CRC not used
22
CRC_EN = 0, Address Map = 1, Device Count = 3 (Devices 0, 1, 2, and 3)
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
Table 8. Multi DS100BR111 EEPROM Data (continued)
EEPROM
Address
Address (Hex)
EEPROM
Data
Comments
10
0A
0x0B
Device 3 Address Location
11
0B
0x00
Begin Device 0 and Device 3 - Address Offset 3
12
0C
0x00
13
0D
0x04
14
0E
0x07
15
0F
0x00
16
10
0x2F
17
11
0xED
18
12
0x40
19
13
0x02
Default EQ CHB
20
14
0xFE
Default EQ CHB
21
15
0xD4
22
16
0x00
23
17
0x2F
24
18
0xAD
25
19
0x40
26
1A
0x02
27
1B
0xFA
28
1C
0xD4
29
1D
0x01
30
1E
0x80
31
1F
0x5F
32
20
0x56
33
21
0x80
34
22
0x05
35
23
0xF5
36
24
0xA8
37
25
0x00
38
26
0x5F
39
27
0x5A
40
28
0x80
41
29
0x05
42
2A
0xF5
43
2B
0xA8
44
2C
0x00
45
2D
0x00
46
2E
0x54
47
2F
0x54
End Device 0 and Device 3 - Address Offset 39
48
30
0x00
Begin Device 1 and Device 2 - Address Offset 3
49
31
0x00
50
32
0x04
51
33
0x07
52
34
0x00
53
35
0x2F
54
36
0xED
55
37
0x40
56
38
0x02
Default EQ CHA
BR111 CHA VOD = 700 mV
BR111 CHB VOD = 1000 mV
Default EQ CHA
Default EQ CHB
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
23
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
Table 8. Multi DS100BR111 EEPROM Data (continued)
EEPROM
Address
Address (Hex)
EEPROM
Data
57
39
0xFE
58
3A
0xD4
59
3B
0x00
60
3C
0x2F
61
3D
0xAD
62
3E
0x40
63
3F
0x02
64
40
0xFA
65
41
0xD4
66
42
0x01
67
43
0x80
68
44
0x5F
69
45
0x56
70
46
0x80
71
47
0x05
72
48
0xF5
73
49
0xA8
74
4A
0x00
75
4B
0x5F
76
4C
0x5A
77
4D
0x80
78
4E
0x05
79
4F
0xF5
80
50
0xA8
81
51
0x00
82
52
0x00
83
53
0x54
84
54
0x54
24
Comments
Default EQ CHB
BR111 CHA VOD = 700 mV
BR111 CHB VOD = 1000 mV
End Device 1 and Device 2 - Address Offset 39
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
Table 9. SMBus Register Map
Address
0x00
0x01
0x02
0x04
Register
Name
Device ID
Control 1
Control 2
Control 3
Bits
Field
Type
R/W
Default
EEPROM
Reg Bit
0x00
Description
7
Reserved
6:3
I2C Address [3:0]
R
[6:3] SMBus strap observation
2
EEPROM reading
done
R
1: EEPROM Loading
0: EEPROM Done Loading
1
Reserved
RWS
C
set bit to 0
0
Reserved
RWS
C
set bit to 0
7:6
Idle Control
R/W
5:3
Reserved
R/W
Set bits to 0
2
LOS Select
R/W
LOS Monitor Selection
1: Use LOS from CH B
0: Use LOS from CH A
1:0
Reserved
R/W
7
Reserved
R/W
6
Reserved
5
LOS override
Yes
LOS pin override enable (1);
Use Normal Signal Detection (0)
4
LOS override value
Yes
1: Normal Operation
0: Output LOS
3
PWDN Inputs
Yes
2
PWDN Oscillator
Yes
1: PWDN
0: Normal Operation
1
Reserved
0
Reserved
7:6
eSATA Mode
Enable
5
TX_DIS Override
Enable
1: Override Use Reg 0x04[4:3]
0: Normal Operation - uses pin
4
TX_DIS Value
Channel A
1: TX Disabled
0: TX Enabled
3
TX_DIS Value
Channel B
2
Reserved
Set bit to 0
1:0
EQ CONTROL
[1]: Channel B - EQ Stage 4 ON/OFF
[0]: Channel A - EQ Stage 4 ON/OFF
0x00
set bit to 0
Yes
Control
[7]: Continuous talk ENABLE (Channel A)
[6]: Continuous talk ENABLE (Channel B)
[2]: LOS SEL Channel B
Set bits to 00'b
0x00
Set bit to 0
Set bit to 0
R/W
0x00
Yes
Set bit to 0
Yes
[7] Channel A (1)
[6] Channel B (1)
0x05
CRC 1
7:0
CRC[7:0]
R/W
0x00
Slave Mode CRC Bits
0x06
CRC 2
7
Disable EEPROM
CFG
R/W
0x10
Disable Master Mode EEPROM Configuration
6:5
Reserved
4
Reserved
3
CRC Slave Mode
Disable
[1]: CRC Disable (No CRC Check)
[0]: CRC Check ENABLE
Note: With CRC check DISABLED register
updates take immediate effect on high speed
data path. With CRC check ENABLED register
updates will NOT take effect until correct CRC
value is loaded
2:1
Reserved
Set bits to 0
0
CRC Enable
Slave CRC Trigger
Set bits to 0
Yes
Set bit to 1
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
25
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
Table 9. SMBus Register Map (continued)
Address
0x07
0x08
0x0C
Register
Name
Digital Reset
and Control
Pin Override
CH A
Analog
Override 1
Bits
Field
Type
R/W
Default
EEPROM
Reg Bit
7
Reserved
6
Reset Regs
Self clearing reset for registers
Writing a [1] will return register settings to default
values.
5
Reset SMBus
Master
Self clearing reset for SMBus master state
machine
4:0
Reserved
Set bits to '0001b
7
Reserved
6
Override Idle
Threshold
Yes
[1]: Override by Channel - see Reg 0x13 and
0x19
[0]: SD_TH pin control
5
Reserved
Yes
Set bit to 0
4
Override IDLE
Yes
[1]: Force IDLE by Channel - see Reg 0x0E and
0x15
[0]: Normal Operation
3
Reserved
Yes
Set bit to 0
2
Override Out Mode
1
Override DEM
0
Reserved
7
Reserved
6
Reserved
Set bit to 0
5
Reserved
Set bit to 0
4
Reserved
Set bit to 0
3:0
Reserved
R/W
0x01
Description
Set bit to 0
0x00
Set bit to 0
[1]: Enable Output Mode control for individual
outputs. See register locations 0x10[6] and
0x17[6].
[0]: Disable - Outputs are kept in the normal
mode of operation allowing VOD and DE
adjustments.
Yes
Yes
R/W
0x00
Set bit to 0
Set bit to 0
Set bits to 0000'b..
0x0D
CH A
Reserved
7:0
Reserved
R/W
0x00
Set bits to 00'h.
0x0E
CH A
Idle Control
7:6
Reserved
R/W
0x00
5
Idle Auto
Yes
Auto IDLE value when override bit is set (reg
0x08 [4] = 1)
4
Idle Select
Yes
Force IDLE value when override bit is set (reg
0x08 [4] = 1)
3
Reserved
Yes
Set bit to 0.
Set bits to 00'b.
2:0
Reserved
0x0F
CH A
EQ Setting
7:0
BOOST [7:0]
R/W
0x2F
Yes
EQ Boost Default to 24 dB
See EQ Table for Information
0x10
CH A
Control 1
7
Sel_scp
R/W
0xED
Yes
1 = Short Circuit Protection ON
0 = Short Circuit Protection OFF
6
Reserved
Yes
Set bit to 1
5:3
Reserved
Yes
Set bits to = 101'b
2:0
Reserved
Yes
Set bits to = 101'b
26
Set bits to 0.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
Table 9. SMBus Register Map (continued)
Address
0x11
0x12
0x13
Register
Name
CH A
Control 2
CH A
Idle
Threshold
CH B
Analog
Override 1
Bits
Field
Type
Default
EEPROM
Reg Bit
0x82
Description
7:5
Reserved
R
4
Reserved
R/W
Set bits to = 100'b
3
Reserved
2:0
DEM [2:0]
7
Slow OOB
6:4
Reserved
3:2
idle_thA[1:0]
Yes
Assert Thresholds
Use only if register 0x08 [6] = 1
00 = 180 mV (Default)
01 = 160 mV
10 = 210 mV
11= 190 mV
1:0
idle_thD[1:0]
Yes
De-assert Thresholds
Use only if register 0x08 [6] = 1
00 = 110 mV (Default)
01 = 100 mV
10 = 150 mV
11= 130 mV
7
Reserved
6
Reserved
Set bit to 0
5
Reserved
Set bit to 0
4
Reserved
Set bit to 0
3:0
Reserved
Set bit to 0
Set bit to 0
R/W
0x00
Yes
De-Emphasis (Default = -3.5 dB)
000'b = -0.0 dB
001'b = -1.5 dB
010'b = -3.5 dB
011'b = -6.0 dB
100'b = -8.0 dB
101'b = -9.0 dB
110'b = -10.5 dB
111'b = -12.0 dB
Yes
Slow OOB Enable (1); Disable (0)
Set bits to 000'b.
R/W
0x00
Set bit to 0
Set bits to 0000'b.
0x14
CH B
Reserved
7:0
Reserved
R/W
0x00
0x15
CH B
Idle Control
7:6
Reserved
R/W
0x00
5
Idle Auto
Yes
Auto IDLE value when override bit is set (reg
0x08 [4] = 1)
4
Idle Select
Yes
Force IDLE value when override bit is set (reg
0x08 [4] = 1)
3:2
Reserved
Yes
Set bits to 00'b.
1:0
Reserved
7:0
BOOST [7:0]
0x16
CH B
EQ Setting
Set bits to 00'h.
Set bits to 00'b
Set bits to 00'b.
R/W
0x2F
Yes
EQ Boost Default to 24 dB
See EQ Table for Information
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
27
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
Table 9. SMBus Register Map (continued)
Address
0x17
0x18
0x19
0x23
0x25
0x28
28
Register
Name
CH B
Control 1
CH B
Control 2
CH B
Idle
Threshold
BR111 CH A
VOD
Reserved
Idle Control
Bits
Field
7
Sel_scp
6
Type
R/W
Default
0xED
EEPROM
Reg Bit
Description
Yes
1 = Short Circuit Protection ON
0 = Short Circuit Protection OFF
Reserved
Yes
Set bit to 1
5:3
Reserved
Yes
Set bits to = 101'b
2:0
Reserved
7:5
Reserved
R
4
Reserved
R/W
3
Reserved
2:0
DEM [2:0]
7
Slow OOB
6:4
Reserved
3:2
idle_thA[1:0]
Yes
Assert Thresholds
Use only if register 0x08 [6] = 1
00 = 180 mV (Default)
01 = 160 mV
10 = 210 mV
11= 190 mV
1:0
idle_thD[1:0]
Yes
De-assert Thresholds
Use only if register 0x08 [6] = 1
00 = 110 mV (Default)
01 = 100 mV
10 = 150 mV
11= 130 mV
7:6
Reserved
4:2
VOD_CH0[2:0]
1:0
Reserved
7:5
Reserved
4:2
Reserved
1:0
Reserved
7
Reserved
6
Override Fast Idle
Yes
5:4
en_high_idle_th[1:0]
Yes
Enable high SD thresholds
[5]: CH A
[4]: CH B
3:2
en_fast_idle[1:0]
Yes
Enable Fast IDLE
[3]: CH A
[2]: CH B
1:0
Reserved
Yes
Set bits to 00'b.
Set bits to = 101'b
0x82
Set bits to = 100'b
Set bit to 0
Set bit to 0
R/W
0x00
Yes
De-Emphasis (Default = -3.5 dB)
000'b = -0.0 dB
001'b = -1.5 dB
010'b = -3.5 dB
011'b = -6.0 dB
100'b = -8.0 dB
101'b = -9.0 dB
110'b = -10.5 dB
111'b = -12.0 dB
Yes
Slow OOB Enable (1); Disable (0)
Set bits to 000'b.
R/W
0x00
Set bits to 00'b.
Yes
DS64BR111 VOD Controls for CH A (Default =
000'b)
000'b = 700 mV
001'b = 800 mV
010'b = 900 mV
011'b = 1000 mV
100'b = 1100 mV
101'b = 1200 mV
110'b = 1300 mV
Set bits to 00'b.
R/W
0xAD
Set bits to 101'b.
Yes
Set bits to 011'b.
Set bits to 01'b.
R/W
0x00
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
Table 9. SMBus Register Map (continued)
Address
0x2D
0x51
Register
Name
CH B VOD
Control
Device
Information
Bits
Field
7:5
Reserved
4:2
VOD_CH0[2:0]
1:0
Reserved
7:5
Version[2:0]
4:0
Device ID[4:0]
Type
R/W
Default
EEPROM
Reg Bit
0xAD
Description
Set bits to 101'b.
Yes
VOD Controls for CH B (Default = 011'b)
000'b = 700 mV
001'b = 800 mV
010'b = 900 mV
011'b = 1000 mV
100'b = 1100 mV
101'b = 1200 mV
110'b = 1300 mV
Set bits to '01b
R
0x47
Read bits = 010'b
BR111 = '0 0111b
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
29
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
TYPICAL DC PERFORMANCE CHARACTERISTICS
The following data was collected at 25°C
100
SUPPLY CURRENT (mA)
90
80
3.3V Mode
70
60
50
40
2.5V Mode
30
20
10
0
700
800 900 1000 1100 1200 1300
OUTPUT VOLTAGE (mV)
Figure 8. Supply Current vs. Output Voltage Setting
SUPPLY CURRENT (mA)
60
VOD = 700 mV
Temp = 25°C
56
52
2.5V Mode
48
44
40
2.0
2.2
2.4
2.6
2.8
SUPPLY VOLTAGE (V)
3.0
Figure 9. Supply Current vs. Supply Voltage
1500
OUTPUT VOLTAGE (mV)
1400
1300
1200
1100
1000
900
800
700
600
500
0
1
2
3
4
5
VOD SETTING
6
7
Figure 10. Output Voltage vs. Output Voltage Setting
30
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
TYPICAL AC PERFORMANCE CHARACTERISTICS
NO MEDIA:
Device
DS100BR111 @
10.3125 Gbps
Random Jitter (Rj)
Deterministic Jitter (Dj)
340 fs
9.5 ps
Dj Component Breakdown
Total Jitter (Tj @ 1E12)
DDJ = 7.4 ps
12.3 ps
DCD = 1.0 ps
DDPWS = 6.3 ps
PJ = 0.81 ps
Figure 11. No Media; D3186 driving device directly
The following lab setups were used to collect typical performance data on FR4 and Cable media.
Signal Generator
D3186
Oscilloscope
FR4
100 Ohm Differential Stripline
BR111
EVK
DSA8200
20 GHz Bandwidth
Figure 12. Equalization Test Setup for FR4
EQUALIZATION RESULTS:
Figure 13. Equalization Performance with 30" of 4 mil FR4 using EQ settting 0x16
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
31
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
EQUALIZATION RESULTS:
Oscilloscope
D3186
Cable
Cable Adapter
Cable Adapter
Signal Generator
BR111
EVK
DSA8200
20 GHz Bandwidth
Figure 14. Equalization Test Setup for Cables
CABLE TRANSMIT and RECEIVE RESULTS:
Figure 15. 8M 30AWG Cable Performance with 700mV Launch VOD and Rx EQ setting 0x0F
Oscilloscope
Signal Generator
BR111
EVK
D3186
FR4
100 Ohm Differential Impedance
DSA8200
20 GHz Bandwidth
Figure 16. De-Emphasis Test Setup
DE-EMPHASIS RESULTS:
Figure 17. De-Emphasis Performance with 10" of 4 mil FR4 using DE settting 0x02
32
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
DS64BR111
www.ti.com
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
DE-EMPHASIS RESULTS:
Figure 18. 10" of 4 mil FR4 Without De-Emphasis
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
33
DS64BR111
SNLS343C – SEPTEMBER 2011 – REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Changes from Revision B (April 2013) to Revision C
•
34
Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 32
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR111
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
DS64BR111SQ/NOPB
ACTIVE
WQFN
RTW
24
1000
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
64BR111
DS64BR111SQE/NOPB
ACTIVE
WQFN
RTW
24
250
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
64BR111
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
