MM5452V

MM5452, MM5453 www.ti.com SNLS367C – FEBRUARY 1995 – REVISED MARCH 2013 MM5452/MM5453 Liquid Crystal Display Drivers Check for Samples: MM5452, MM5453 FEATURES DESCRIPTION • • • • • • • • The MM5452 is a monolithic integrated circuit utilizing CMOS metal gate, low threshold enhancement mode devices. It is available in a 40-pin PDIP package. The chip can drive up to 32 segments of LCD and can be paralleled to increase this number. The chip is capable of driving a 4½-digit 7-segment display with minimal interface between the display and the data source. 1 2 Serial Data Input No Load Signal Required DATA ENABLE (MM5452) Wide Power Supply Operation TTL Compatibility 32 or 33 Outputs Alphanumeric and Bar Graph Capability Cascaded Operation Capability The MM5452 stores display data in latches after it is clocked in, and holds the data until new display data is received. APPLICATIONS • • • • • COPS™ or Microprocessor Displays Industrial Control Indicator Digital Clock, Thermometer, Counter, Voltmeter Instrumentation Readouts Remote Displays Block Diagram Figure 1. These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 1995–2013, Texas Instruments Incorporated MM5452, MM5453 SNLS367C – FEBRUARY 1995 – REVISED MARCH 2013 Absolute Maximum Ratings www.ti.com (1) (2) Voltage at Any Pin, Referenced to Gnd -0.3V to +10V Storage Temperature -65°C to +150°C Power Dissipation at 25°C 350mW Power Dissipation at 70°C 300mW Junction Temperature +150°C Lead Temperature (1) (2) (Soldering, 10s) 300°C “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation. If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications. Recommended Operating Conditions VDD 3V to 10V Operating Temperature −40°C to 85°C Electrical Characteristics TA within operating range, VDD = 3.0V to 10V, VSS = 0V unless otherwise specified. Parameter Conditions Max Units 10 V VDD= 5V 10 µA VDD= 10V 40 µA VDD= 3V 0.4 V VDD= 5V 0.8 V VDD= 10V 0.8 V Supply Voltage, VDD Min Typ 3 Average Supply Current, IDD All Outputs Open, Clock=Gnd, Data=Gnd,OSC=Gnd, BP_IN @ 32Hz Input Logical '0' Voltage, VIL Input Logical '1' Voltage, VIH VDD= 3V 2.0 V VDD= 5V 2.0 V VDD= 10V 8.0 Segment Sink Current, IOL VDD= 3V, VOUT= 0.3V -20 Segment Source Current, IOH VDD= 3V, VOUT= 2.7V Backplane Out Sink Current, IOL VDD= 3V, VOUT= 0.3V Backplane Out Source Current, IOH VDD= 3V, VOUT= 2.7V 320 Segment Output Offset Voltage Segment Load = 250pF Clock Input Frequency, fCLOCK µA 20 40 µA -320 -500 µA 500 µA (1) Backplane Output Offset Voltage Backplane Load = 8750pF Backplane Out Frequency (1) ROSC_IN= 50kΩ, COSC_IN= 0.01µF (2) V -40 +/-50 mV +/-50 mV 75 Hz VDD= 3V (1) (3) 500 VDD= 5V (1) 750 kHz 1.0 MHz 60 % VDD= 10V (1) kHz Clock Input Duty Cycle (2) 40 Data Input Set-Up Time, tDS 300 ns Data Input Hold Time, tDH 300 ns DataEnable Set-up Time, tDES 100 ns (1) (2) (3) 2 This parameter is ensured (but not production tested) over the operating temperature range and the operating supply voltage range. Not to be used in Q.A. testing. Clock input rise time (tr) and fall time (tf) must not exceed 300ns AC input waveform for test purposes: tr≤ 20ns, tf≤ 20ns, fCLOCK= 500kHz, Duty Cycle = 50% ±10% Submit Documentation Feedback Copyright © 1995–2013, Texas Instruments Incorporated Product Folder Links: MM5452 MM5453 MM5452, MM5453 www.ti.com SNLS367C – FEBRUARY 1995 – REVISED MARCH 2013 Connection Diagram Figure 2. Top View See Package Number NFJ0040A Figure 3. Top View See Package Number NFJ0040A Figure 4. Top View See Package Number FN0044A Figure 5. Top View See Package Number FN0044A Submit Documentation Feedback Copyright © 1995–2013, Texas Instruments Incorporated Product Folder Links: MM5452 MM5453 3 MM5452, MM5453 SNLS367C – FEBRUARY 1995 – REVISED MARCH 2013 www.ti.com FUNCTIONAL DESCRIPTION The MM5452 is specifically designed to operate 4½-digit 7-segment displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Since the MM5452 does not contain a character generator, the formatting of the segment information must be done prior to inputting the data to the MM5452. Using a format of a leading “1” followed by the 32 data bits allows data transfer without an additional load signal. The 32 data bits are latched after the 36th clock is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. A block diagram is shown in Figure 1. For the MM5452 a DATA ENABLE is used instead of the 33rd output. If the DATA ENABLE signal is not required, the 33rd output can be brought out. This is the MM5453 device. Figure 7 shows the input data format. A start bit of logical “1” precedes the 32 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 32 bits of the shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation. If the clock is not continuous, there must be at least a complete set of 36 clocks otherwise the shift registers will not load and clear. Bit 1 is the first bit following the start bit and it will appear on device pin 18 of the MM5452N and MM5453N, and on device pin 20 of the MM5452V and MM5453V. Figure 6 shows the timing relationships between data, clock and DATA ENABLE. Figure 6. Timing Diagram Figure 7. Input Data Format Figure 8 shows a typical application. Note how the input data maps to the output pins and the display. The MM5452 and MM5453 do not have format restrictions, as all outputs are controllable. The application assumes a specific display pinout. Different display/driver connection patterns will, of course, yield a different input data format. 4 Submit Documentation Feedback Copyright © 1995–2013, Texas Instruments Incorporated Product Folder Links: MM5452 MM5453 MM5452, MM5453 www.ti.com SNLS367C – FEBRUARY 1995 – REVISED MARCH 2013 Consult LCD manufacturer’s data sheet for specific pinouts. Figure 8. Typical 4½-Digit Display Application Submit Documentation Feedback Copyright © 1995–2013, Texas Instruments Incorporated Product Folder Links: MM5452 MM5453 5 MM5452, MM5453 SNLS367C – FEBRUARY 1995 – REVISED MARCH 2013 www.ti.com *The minimum recommended value for R for the oscillator input is 9 kΩ. An RC time constant of approximately 4.91 × 10−4 should produce a backplane frequency between 30 Hz and 150 Hz. Figure 9. Parallel Backplane Outputs Figure 10. External Backplane Clock Figure 11 shows a four wire remote display that takes advantage of the device’s serial input to move many bits of display information on a few wires. USING AN EXTERNAL CLOCK The MM5452/MM5453 LCD Drivers can be used with an externally supplied clock, provided it has a duty cycle of 50%. Deviations from a 50% duty cycle result in an offset voltage on the LCD. In Figure 10, a flip-flop is used to assure a 50% duty cycle. The oscillator input is grounded to prevent oscillation and reduce current consumptions in the chips. The oscillator is not used. Using an external clock allows synchronizing the display drive with AC power, internal clocks, or DVM integration time to reduce interference from the display. Figure 12 is a general block diagram that shows how the device’s serial input can be used to advantage in an analog display. The analog voltage input is compared with a staircase voltage generated by a counter and a digital-to-analog converter or resistor array. The result of this comparison is clocked into the MM5452, MM5453. The next clock pulse increments the staircase and clocks the new data in. 6 Submit Documentation Feedback Copyright © 1995–2013, Texas Instruments Incorporated Product Folder Links: MM5452 MM5453 MM5452, MM5453 www.ti.com SNLS367C – FEBRUARY 1995 – REVISED MARCH 2013 With a buffer amplifier, the same staircase waveform can be used for many displays. The digital-to-analog converter need not be linear; logarithmic or other non-linear functions can be displayed by using weighted resistors or special DACs. This system can be used for status indicators, spectrum analyzers, audio level and power meters, tuning indicators, and other applications. Figure 11. Four Wire Remote Display Data is high until staircase > input Figure 12. Analog Display Submit Documentation Feedback Copyright © 1995–2013, Texas Instruments Incorporated Product Folder Links: MM5452 MM5453 7 MM5452, MM5453 SNLS367C – FEBRUARY 1995 – REVISED MARCH 2013 www.ti.com REVISION HISTORY Changes from Revision B (March 2013) to Revision C • 8 Page Changed layout of National Data Sheet to TI format ............................................................................................................ 7 Submit Documentation Feedback Copyright © 1995–2013, Texas Instruments Incorporated Product Folder Links: MM5452 MM5453 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) MM5452V/NOPB ACTIVE PLCC FN 44 25 RoHS & Green SN Level-3-245C-168 HR -40 to 85 MM5452V MM5452VX/NOPB ACTIVE PLCC FN 44 500 RoHS & Green SN Level-3-245C-168 HR -40 to 85 MM5452V MM5453V/NOPB ACTIVE PLCC FN 44 25 RoHS & Green SN Level-3-245C-168 HR -40 to 85 MM5453V MM5453VX/NOPB ACTIVE PLCC FN 44 500 RoHS & Green SN Level-3-245C-168 HR -40 to 85 MM5453V (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of