Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
PGA2310
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
PGA2310 Stereo Audio Volume Control
1 Features
3 Description
•
The PGA2310 is a high-performance, stereo audio
volume control designed for professional and highend consumer audio systems. The ability to operate
from ±15-V analog power supplies enables the
PGA2310 to process input signals with large voltage
swings, thereby preserving the dynamic range
available in the overall signal path. Using high
performance operational amplifier stages internal to
the PGA2310 yields low noise and distortion, while
providing the capability to drive 600-Ω loads directly
without buffering. The three-wire serial control
interface allows for connection to a wide variety of
host controllers, in addition to support for daisychaining multiple PGA2310 devices.
1
•
•
•
•
•
•
•
Digitally-Controlled Analog Volume Control:
– Two Independent Audio Channels
– Serial Control Interface
– Zero Crossing Detection
– Mute Function
Wide Gain and Attenuation Range: 31.5 dB to
−95.5 dB With 0.5-dB Steps
Low Noise and Distortion:
– 120-dB Dynamic Range
– 0.0004% THD+N at 1 kHz
Low Interchannel Crosstalk: −126 dBFS
Noise-Free Level Transitions
Power Supplies: 15-V Analog, 5-V Digital
Available in DIP−16 and SOL−16 Packages
Pin and Software Compatible With the PGA2311
and Cirrus Logic CS3310™
2 Applications
•
•
•
•
•
•
•
•
Device Information(1)
PART NUMBER
PGA2310
PACKAGE
BODY SIZE (NOM)
SOIC (16)
7.50 mm × 10.30 mm
PDIP (16)
6.35 mm × 19.30 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Audio Amplifiers
Mixing Consoles
Multi-Track Recorders
Broadcast Studio Equipment
Musical Instruments
Effects Processors
A/V Receivers
Car Audio Systems
Stereo Audio Volume Control
VINL
16
14
8
VOUTL
MUTE
MUX
8
1
8
2
AGNDL
AGNDR
15
Serial
Control
Port
10
6
3
7
ZCEN
CS
SCLK
SDI
SDO
8
8
MUX
11
VINR
VOUTR
9
12
VA+VA−
13
4
5
VD+ DGND
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
PGA2310
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
4
4
4
4
5
6
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description .............................................. 8
7.1 Overview ................................................................... 8
7.2 Functional Block Diagram ......................................... 8
7.3 Feature Description................................................... 8
7.4 Device Functional Modes........................................ 12
8
Application and Implementation ........................ 13
8.1 Application Information............................................ 13
8.2 Typical Application ................................................. 13
9 Power Supply Recommendations...................... 15
10 Layout................................................................... 15
10.1 Layout Guidelines ................................................. 15
10.2 Layout Example .................................................... 15
11 Device and Documentation Support ................. 16
11.1
11.2
11.3
11.4
11.5
11.6
Device Support ....................................................
Documentation Support .......................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
16
16
16
16
16
16
12 Mechanical, Packaging, and Orderable
Information ........................................................... 16
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (June 2004) to Revision C
•
2
Page
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section. ................................................................................................ 1
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
PGA2310
www.ti.com
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
5 Pin Configuration and Functions
D and P Pakcages
16 Pins SOIC and PDIP
Top View
ZCEN
1
16
VINL
CS
2
15
AGNDL
SDI
3
14
VOUTL
VD+
4
13
VA−
PGA2310
DGND
5
12
VA+
SCLK
6
11
VOUTR
SDO
7
10
AGNDR
MUTE
8
9
VINR
Pin Functions
PIN
I/O
DESCRIPTION
NO.
NAME
1
ZCEN
I
Zero Crossing Enable Input (Active High)
2
CS
I
Chip Select Input (Active Low)
3
SDI
I
Serial Data Input
Digital Power Supply, 5 V
4
VD+
I
5
DGND
—
6
SCLK
I
Serial Clock Input
7
SDO
O
Serial Data Output
8
MUTE
I
Mute Control Input (Active Low)
9
VINR
I
Analog Input, Right Channel
10
AGNDR
—
Analog Ground, Right Channel
11
VOUTR
O
Analog Output, Right Channel
12
VA+
I
Analog Power Supply, 15 V
13
VA–
I
Analog Power Supply, –15 V
Digital Ground
14
VOUTL
O
Analog Output, Left Channel
15
AGNDL
—
Analog Ground, Left Channel
16
VINL
I
Analog Input, Left Channel
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
3
PGA2310
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
(1)
MIN
Supply Voltage
Tstg
(1)
MAX
VA+
16
VA–
–16
VD+
6.5
UNIT
V
Analog input voltage
0
VA+,VA–
Digital input voltage
–0.3
VD+
V
Operating temperature
–55
125
°C
Junction temperature
150
°C
Lead temperature (soldering, 10 s)
300
°C
Package temperature (IR, reflow, 10 s)
235
°C
150
°C
Storage temperature
–65
V
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
V(ESD)
(1)
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
Electrostatic discharge
VALUE
UNIT
±4000
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
UNIT
VA+
Positive analog power supply
4.5
15
15.5
V
VA–
Negative analog power supply
–4.5
–15
–15.5
V
VD+
Digital power supply
4.5
5
5.5
V
Operating temperature
–55
25
125
°C
6.4 Thermal Information
PGA2310
THERMAL METRIC (1)
D (SOIC)
P (PDIP)
UNIT
16 PINS
16 PINS
RθJA
Junction-to-ambient thermal resistance
83
39.9
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
44
26.2
°C/W
RθJB
Junction-to-board thermal resistance
40.5
20.1
°C/W
ψJT
Junction-to-top characterization parameter
11.5
10.7
°C/W
ψJB
Junction-to-board characterization parameter
40.2
19.9
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
N/A
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
PGA2310
www.ti.com
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
6.5 Electrical Characteristics
At TA = 25°C, VA+ = 15 V, VA− = −15 V, VD+ = 5 V, RL = 100 kΩ, CL = 20 pF, BW measure = 10 Hz to 20 kHz, unless
otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DC CHARACTERISTICS
Step Size
Gain Error
Gain Setting = 31.5 dB
Gain Matching
Input Resistance
Input Capacitance
0.5
dB
±0.05
dB
±0.05
dB
10
kΩ
7
pF
AC CHARACTERISTICS
THD+N
VIN = 10 VPP, f = 1 kHz
Dynamic Range
VIN = AGND, Gain = 0 dB
Voltage Range, Input and Output
0.0004%
116
120
VIN = AGND, Gain = 0 dB
Interchannel Crosstalk
f = 1 kHz
dB
(VA−) − 1.5
(VA−) + 1.5
Output Noise
0.001%
9.5
13.5
–126
V
μVRMS
dBFS
OUTPUT BUFFER
Offset Voltage
VIN = AGND, Gain = 0 dB
0.5
Load Capacitance Stability
3
1000
mV
pF
Short-Circuit Current
35
mA
Unity-Gain Bandwidth, Small Signal
1.5
MHz
DIGITAL CHARACTERISTICS
High-Level Input Voltage, VIH
Low-Level Input Voltage, VIL
High-Level Output Voltage, VOH
IO = 200 μA
Low-Level Output Voltage, VOL
IO = –3.2 mA
2
VD+
V
–0.3
0.8
V
(VD+) − 1
Input Leakage Current
V
1
0.4
V
10
µA
SWITCHING CHARACTERISTICS
tSCLK
Serial Clock (SCLK) Frequency
0
6.25
MHz
tPL
Serial Clock (SCLK) Pulse Width Low
80
tPH
Serial Clock (SCLK) Pulse Width High
80
ns
tMI
MUTE Pulse Width Low
2
ms
ns
INPUT TIMING
tSDS
SDI Setup Time
20
ns
tSDH
SDI Hold Time
20
ns
tCSCR
CS Falling to SCLK Rising
90
ns
tCFCS
SCLK Falling to CS Rising
35
ns
OUTPUT TIMING
tCSO
CS Low to SDO Active
35
ns
tCFDO
tCSZ
SCLK Falling to SDO Data Valid
60
ns
CS High to SDO High Impedance
100
ns
POWER SUPPLY
Operating Voltage
Quiescent Current
VA+
4.5
15
15.5
VA–
–4.5
–15
–15.5
VD+
4.5
5
5.5
10
IA+
VA+ = 15 V
7.5
IA–
VA– = –15 V
7.7
10
ID+
VD+ = 5 V
0.8
1.5
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
V
mA
5
PGA2310
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
www.ti.com
Electrical Characteristics (continued)
At TA = 25°C, VA+ = 15 V, VA− = −15 V, VD+ = 5 V, RL = 100 kΩ, CL = 20 pF, BW measure = 10 Hz to 20 kHz, unless
otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
TEMPERATURE RANGE
Specified Range
–40
85
°C
Operating Range
–55
125
°C
6.6 Typical Characteristics
At TA = 25°C, VA+ = 15 V, VA− = −15 V, VD+ = 5 V, RL = 100 kΩ, CL = 20 pF, BW measure = 10 Hz to 20 kHz, unless
otherwise noted.
1
1
0.8
0.6
0.1
0.2
THD+N (%)
Amplitude (dB)
0.4
0
−0.2
0.01
−0.4
0.001
−0.6
−0.8
−1
0.0001
10
100
10k
1k
200k
100m
1
Frequency (Hz)
Figure 2. THD+N vs Amplitude
0.05
0.05
0.01
0.01
THD+N (%)
THD+N (%)
Figure 1. Frequency Response
0.001
0.001
0.0001
0.0001
20
100
1k
10k
20k
20
100
1k
10k
20k
Frequency (Hz)
Frequency (Hz)
Figure 3. THD+N vs Frequency
(VIN = 3 VRMS, Load = 100 kΩ)
6
9
Amplitude (VRMS)
Figure 4. THD+N vs Frequency
(VIN = 3 VRMS, Load = 600 kΩ)
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
PGA2310
www.ti.com
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
Typical Characteristics (continued)
0.05
0.05
0.01
0.01
THD+N (%)
THD+N (%)
At TA = 25°C, VA+ = 15 V, VA− = −15 V, VD+ = 5 V, RL = 100 kΩ, CL = 20 pF, BW measure = 10 Hz to 20 kHz, unless
otherwise noted.
0.001
0.001
0.0001
0.0001
20
100
1k
10k
20
20k
100
1k
0
−10
−20
−30
−40
−50
−60
−70
−80
−90
−100
−110
−120
−130
−140
−150
−160
4k
6k
8k
0
−10
−20
−30
−40
−50
−60
−70
−80
−90
−100
−110
−120
−130
−140
−150
−160
10k 12k 14k 16k 18k 20k 22k
0
2k
4k
6k
8k
10k 12k 14k 16k 18k 20k 22k
Frequency (Hz)
Frequency (Hz)
Figure 7. Amplitude vs Frequency
(Crosstalk With fIN = 1 kHz)
Figure 8. Amplitude vs Frequency
(Crosstalk with fIN = 10 kHz)
Amplitude (dBFS)
2k
20k
Figure 6. THD+N vs Frequency
(VIN = 8.5 VRMS, Load = 600 kΩ)
Amplitude (dBFS)
Amplitude (dBFS)
Figure 5. THD+N vs Frequency
(VIN = 8.5 VRMS, Load = 100 kΩ)
20
10k
Frequency (Hz)
Frequency (Hz)
0
−10
−20
−30
−40
−50
−60
−70
−80
−90
−100
−110
−120
−130
−140
−150
−160
0
2k
4k
6k
8k
10k 12k 14k 16k 18k 20k 22k
Frequency (Hz)
Figure 9. Amplitude vs Frequency
(Crosstalk With fIN = 20 kHz)
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
7
PGA2310
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
www.ti.com
7 Detailed Description
7.1 Overview
The PGA2310 is a stereo audio volume control that can be used in a wide array of professional and consumer
audio equipment. The PGA2310 is fabricated in a mixed-signal BiCMOS process for superior analog
characteristics.
The heart of the PGA2310 is a resistor network, an analog switch array, and a high-performance bipolar op amp
stage. The switches select taps in the resistor network that determine the gain of the amplifier stage. Switch
selections are programmed using a serial control port. The serial port allows connection to a wide variety of host
controllers.
7.2 Functional Block Diagram
VINL
16
14
8
VOUTL
MUTE
MUX
8
1
8
2
AGNDL
AGNDR
15
Serial
Control
Port
10
6
3
7
ZCEN
CS
SCLK
SDI
SDO
8
8
MUX
11
VINR
VOUTR
9
12
VA+VA−
13
4
5
VD+ DGND
7.3 Feature Description
7.3.1 Analog Inputs and Outputs
The PGA2310 includes two independent channels, referred to as the left and right channels. Each channel has a
corresponding input and output pin. The input and output pins are unbalanced, or referenced to analog ground
(either AGNDR or AGNDL). The inputs are VINR (pin 9) and VINL (pin 16), while the outputs are VOUTR (pin 11)
and VOUTL (pin 14).
The input and output pins may swing within 1.5 V of the analog power supplies, VA+ (pin 12) and VA− (pin 13).
Given VA+ = 15 V and VA− = −15 V, the maximum input or output voltage range is 27 VPP.
Drive the PGA2310 with a low source impedance. If a source impedance of greater than 600 Ω is used, the
distortion performance of the PGA2310 begins to degrade.
7.3.2 Serial Control Port
The serial control port is used to program the gain settings for the PGA2310. The serial control port includes
three input pins and one output pin. The inputs include CS (pin 2), SDI (pin 3), and SCLK (pin 6). The sole output
pin is SDO (pin 7).
8
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
PGA2310
www.ti.com
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
Feature Description (continued)
The CS pin functions as the chip select input. Data may be written to the PGA2310 only when CS is low. SDI is
the serial data input pin. Control data is provided as a 16-bit word at the SDI pin, 8 bits each for the left and right
channel gain settings. Data is formatted as MSB first, in straight binary code. SCLK is the serial clock input. Data
is clocked into SDI on the rising edge of SCLK.
SDO is the serial data output pin, and used when daisy-chaining multiple PGA2310 devices. Daisy-chain
operation is described in Daisy-Chaining Multiple PGA2310 Devices. SDO is a tristate output, and assumes a
high impedance state when CS is high.
The protocol for the serial control port is shown in Figure 10. Figure 11 shows detailed timing specifications of
the serial control port.
CS
SCLK
SDI
R7
R6
R5
R4
R3
R2
R1
R0
L7
L6
L5
L4
L3
L2
L1
L0
SDO
R7
R6
R5
R4
R3
R2
R1
R0
L7
L6
L5
L4
L3
L2
L1
L0
Gain Byte Format is MSB First, Straight Binary
R0 is the Least Significant Bit of the Right Channel Gain Byte
R7 is the Most Significant Bit of the Right Channel Gain Byte
L0 is the Least Significant Bit of the Left Channel Gain Byte
L7 is the Most Significant Bit of the Left Channel Gain Byte
SDI is latched on the rising edge of SCLK.
SDO transitions on the falling edge of SCLK.
Figure 10. Serial Interface Protocol
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
9
PGA2310
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
www.ti.com
Feature Description (continued)
CS
tCSCR
t SDS
tCFCS
SCLK
tSDH
SDI
MSB
SDO
tCFDO
t CSO
tCSZ
Figure 11. Serial Interface Timing Requirements
7.3.3 Gain Settings
The gain for each channel is set by its corresponding 8-bit code, either R[7:0] or L[7:0] (see Figure 10). The gain
code data is straight binary format. If N equals the decimal equivalent of R[7:0] or L[7:0], then the following
relationships exist for the gain settings:
• For N = 0: Mute Condition. The input multiplexer is connected to analog ground (AGNDR or AGNDL).
• For N = 1 to 255: Gain (dB) = 31.5 − [0.5 • (255 − N)]
This results in a gain range of 31.5 dB (with N = 255) to −95.5 dB (with N = 1).
Changes in gain setting may be made with or without zero crossing detection. The operation of the zero crossing
detector and time-out circuitry is discussed in Zero Crossing Detection.
7.3.4 Daisy-Chaining Multiple PGA2310 Devices
To reduce the number of control signals required to support multiple PGA2310 devices on a printed-circuit-board,
the serial control port supports daisy-chaining of multiple PGA2310 devices. Figure 12 shows the connection
requirements for daisy-chain operation. This arrangement allows a three-wire serial interface to control many
PGA2310 devices.
10
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
PGA2310
www.ti.com
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
Feature Description (continued)
Controller
SDI
SCLK
CS
Audio
Input
VINL
VINR
PGA2310
#1
SDO
VOUTL
VOUTR
SDI
SCLK
100kΩ
CS
Audio
Input
100kΩ
VINL
VINR
PGA2310
#2
SDO
VOUTL
VOUTR
SDI
SCLK
CS
Audio
Input
VINL
VINR
PGA2310
#3
VOUTL
SDO
VOUTR
Figure 12. Daisy-Chaining Multiple PGA2310 Devices
As shown in Figure 12, the SDO pin from device 1 is connected to the SDI input of device 2, and is repeated for
additional devices. This in turn forms a large shift register, in which gain data may be written for all PGA2310s
connected to the serial bus. The length of the shift register is 16 × N bits, where N is equal to the number of
PGA2310 devices included in the chain. The CS input must remain low for 16 × N SCLK periods, where N is the
number of devices connected in the chain, to allow enough SCLK cycles to load all devices.
7.3.5 Zero Crossing Detection
The PGA2310 includes a zero crossing detection function that can provide for noise-free level transitions. The
concept is to change gain settings on a zero crossing of the input signal, thus minimizing audible glitches. This
function is enabled or disabled using the ZCEN input (pin 1). When ZCEN is low, zero crossing detection is
disabled. When ZCEN is high, zero crossing detection is enabled.
The zero crossing detection takes effect with a change in gain setting for a corresponding channel. The new gain
setting is not latched until either two zero crossings are detected, or a time-out period of 16 ms has elapsed
without detecting two zero crossings. In the case of a time-out, the new gain setting takes effect with no attempt
to minimize audible artifacts.
7.3.6 Mute Function
The PGA2310 includes a mute function. This function may be activated by either the MUTE input (pin 8), or by
setting the gain byte value for one or both channels to 00HEX. The MUTE pin may be used to mute both
channels, while the gain setting may be used to selectively mute the left and right channels. Muting is
accomplished by switching the input multiplexer to analog ground (AGNDR or AGNDL) with zero crossing
enabled.
The MUTE pin is active low. When MUTE is low, each channel is muted following the next zero crossing event or
time-out that occurs on that channel. If MUTE becomes active while CS is also active, the mute takes effect once
the CS pin goes high. When the MUTE pin is high, the PGA2310 operates normally, with the mute function
disabled.
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
11
PGA2310
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
www.ti.com
7.4 Device Functional Modes
7.4.1 Power-Up State
On power up, all internal flip-flops are reset. The gain byte value for both the left and right channels are set to
00HEX, or mute condition. The gain remains at this setting until the host controller programs new settings for each
channel using the serial control port.
12
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
PGA2310
www.ti.com
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The PGA2310 is commonly used as a digitally controlled analog volume control. Analog volume is controlled
through a serial interface in 0.5-dB steps, ranging from a gain of 31.5 dB down to an attenuation of −95.5 dB.
8.2 Typical Application
Figure 13 depicts the recommended connections for the PGA2310.
+5V Digital
ZCEN
CS
SDI
1
16
2
15
3
14
VINL
VOUTL
C3
4
C1
Controller
C2
13
− 15V Analog
PGA2310
5
SCLK
C4
+15V Analog
12
6
11
7
10
8
9
C5
C6
VOUTR
SDO
MUTE
To
Additional
PGA2310s
VINR
C2, C3, C5 = 0.1µF ceramic or metal film.
C1, C4, C6 = 10µF tantalum or aluminum electrolytic.
DGND
AGND
Figure 13. Recommended Connection Diagram
8.2.1 Design Requirements
•
•
•
Wide dynamic range: 35.5 dB to –95.5 dB
Operate from 5-V digital supply and ±15-V analog supplies
Digitally controlled analog volume
8.2.2 Detailed Design Procedure
The PGA2310 is a complete digitally controlled analog stereo volume controller system on a chip requiring only a
controller to select the gain or attenuation through a serial interface. Figure 13 illustrates the basic connections to
the PGA2310. Power-supply bypass capacitors should be placed as close to the PGA2310 package as
physically possible.
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
13
PGA2310
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
www.ti.com
Typical Application (continued)
8.2.3 Application Curve
3
0 dB
-6 dB
-12 dB
Voltage (V)
1.5
0
-1.5
-3
0
0.0004
0.0008
0.0012
Time (s)
0.0016
0.002
Figure 14. PGA2310 Operating at 0 dB, –6 dB and –12 dB
14
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
PGA2310
www.ti.com
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
9 Power Supply Recommendations
The PGA2310 is specified for operation with its analog power supplies ranging from ±4.5 V to ±15.5 V and its
digital power supply ranging from 4.5 V to 5.5 V.
10 Layout
10.1 Layout Guidelines
TI recommends that the ground planes for the digital and analog sections of the printed-circuit-board (PCB) be
separate from one another. The planes should be connected at a single point. Figure 15 shows the
recommended PCB floor plan for the PGA2310.
The PGA2310 is mounted so that it straddles the split between the digital and analog ground planes. Pins 1
through 8 are oriented to the digital side of the board, while pins 9 through 16 are on the analog side of the
board.
10.2 Layout Example
Analog Power
Digital Power
+5V
DGND
AGND
Host
− 15V
+15V
Analog
Inputs
and
Outputs
PGA2310
DIGITAL GROUND PLANE
Digital
Ground
ANALOG GROUND PLANE
Analog
Ground
Figure 15. Typical PCB Layout Floor Plan
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
15
PGA2310
SBOS207C – OCTOBER 2001 – REVISED DECEMBER 2015
www.ti.com
11 Device and Documentation Support
11.1 Device Support
11.1.1 Development Support
For immediate development support with the PGA2310, visit Audio Amplifiers Section of the TI E2E Support
Community. Here you may view previously answered questions or submit a new question to the team of
application experts.
11.2 Documentation Support
11.2.1 Related Documentation
For related documentation see the following:
• Circuit Board Layout Techniques, SLOA089
• Shelf-Life Evaluation of Lead-Free Component Finishes, SZZA046
• PGA2310-EVM: Evaluation Module User's Manual, SBOU012
11.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.4 Trademarks
E2E is a trademark of Texas Instruments.
CS3310 is a trademark of Cirrus Logic, Inc..
All other trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
16
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: PGA2310
PACKAGE OPTION ADDENDUM
www.ti.com
13-Jul-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
(3)
Device Marking
Samples
(4/5)
(6)
PGA2310PA
ACTIVE
PDIP
N
16
25
RoHS & Green
NIPDAU
N / A for Pkg Type
-40 to 85
PGA2310PA
Samples
PGA2310UA
ACTIVE
SOIC
DW
16
40
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PGA2310UA
Samples
PGA2310UA/1K
ACTIVE
SOIC
DW
16
1000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PGA2310UA
Samples
PGA2310UAG4
ACTIVE
SOIC
DW
16
40
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PGA2310UA
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
