Product
Folder
Order
Now
Technical
Documents
Support &
Community
Tools &
Software
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
SN65HVD178x Fault-Protected RS-485 Transceivers With 3.3-V to 5-V Operation
1 Features
3 Description
•
The SN65HVD178x devices are designed to survive
overvoltage faults such as direct shorts to power
supplies, mis-wiring faults, connector failures, cable
crushes, and tool mis-applications. The devices are
also robust to ESD events with high levels of
protection to the human-body-model specification.
1
•
•
•
•
•
•
•
•
Bus-Pin Fault Protection to:
– > ±70 V (SN65HVD1780, SN65HVD1781)
– > ±30 V (SN65HVD1782)
Operation With 3.3-V to 5-V Supply Range
±16-kV HBM Protection on Bus Pins
Reduced Unit Load for Up to 320 Nodes
Failsafe Receiver for Open-Circuit, Short-Circuit,
and Idle-Bus Conditions
Low Power Consumption
– Low Standby Supply Current, 1 µA Maximum
– ICC 4-mA Quiescent Current During Operation
Pin-Compatible With Industry-Standard SN75176
Signaling Rates of 115 kbps, 1 Mbps, and up to
10 Mbps
Create a Custom Design using the SN65HVD178x
with the WEBENCH® Power Designer
2 Applications
•
•
•
•
•
•
HVAC Networks
Security Electronics
Building Automation
Telecommunication Equipment
Motion Control
Industrial Networks
The SN65HVD178x devices combine a differential
driver and a differential receiver, which operate from
a single power supply. In the SN65HVD1782, the
driver differential outputs and the receiver differential
inputs are connected internally to form a bus port
suitable
for
half-duplex
(two-wire
bus)
communication. This port features a wide commonmode voltage range, making the devices suitable for
multipoint applications over long cable runs. These
devices are characterized from –40°C to 125°C.
These devices are pin-compatible with the industrystandard SN75176 transceiver, making them drop-in
upgrades in most systems.
These devices are fully compliant with ANSI TIA/EIA
485-A with a 5-V supply and can operate with a 3.3-V
supply with reduced driver output voltage for lowpower applications. For applications where operation
is required over an extended common-mode voltage
range, see the SN65HVD1785 (SLLS872) data sheet.
Device Information(1)
PART NUMBER
SN65HVD178x
PACKAGE
BODY SIZE (NOM)
SOIC (8)
4.90 mm × 3.91 mm
PDIP (8)
9.81 mm × 6.35 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Protection Against Bus Shorts
VFAULT up to 70 V
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
4
4
4
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
4
5
5
5
5
6
7
7
9
Absolute Maximum Ratings .....................................
ESD Ratings: JEDEC................................................
ESD Ratings: IEC .....................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Power Dissipation Characteristics ............................
Switching Characteristics ..........................................
Typical Characteristics ..............................................
8
Parameter Measurement Information ................ 10
9
Detailed Description ............................................ 15
8.1 Equivalent Input Schematic .................................... 14
9.1 Overview ................................................................. 15
9.2 Functional Block Diagram ....................................... 15
9.3 Feature Description................................................. 15
9.4 Device Functional Modes........................................ 16
10 Application and Implementation........................ 18
10.1 Application Information.......................................... 18
10.2 Typical Application ............................................... 18
11 Power Supply Recommendations ..................... 22
12 Layout................................................................... 22
12.1 Layout Guidelines ................................................. 22
12.2 Layout Example .................................................... 22
13 Device and Documentation Support ................. 23
13.1
13.2
13.3
13.4
13.5
13.6
13.7
13.8
Device Support......................................................
Documentation Support ........................................
Related Links ........................................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
23
23
23
23
24
24
24
24
14 Mechanical, Packaging, and Orderable
Information ........................................................... 24
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision G (August 2015) to Revision H
Page
•
Added WEBENCH information to the Features, Detailed Design Procedure, and Device Support sections ........................ 1
•
Added values to the Storage temperature in the Absolute Maximum Ratings table.............................................................. 4
•
Added the Equivalent Input Schematic section .................................................................................................................... 14
Changes from Revision F (August 2012) to Revision G
•
Page
Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
Changes from Revision E (September 2008) to Revision F
Page
•
Deleted text from the first Description paragraph - The internal current-limit circuits allow fault survivability without
causing the high bus currents that otherwise might damage external components or power supplies. ............................... 1
•
Changed From: Voltage input range, transient pulse, A and B, through 100 Ω in the Absolute Maximum Ratings
table To: Transient overvoltage pulse through 100 Ω per TIA-485 ........................................................................................ 4
•
Changed Figure 13 title From: Measurement of Receiver Enable Times With Driver Disabled To: Measurement of
Receiver Enable Times With Driver Disabled ...................................................................................................................... 13
Changes from Revision D (August 2008) to Revision E
•
2
Page
Changed Bus input current (disabled driver), separating the condition for the different devices........................................... 6
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
Changes from Revision C (July 2008) to Revision D
•
Page
Changed Receiver propagation delay max value From: 70 ns To: 80 ns. ............................................................................. 8
Changes from Revision B (April 2008) to Revision C
Page
•
Added two new part numbers 1780 and 1782 ....................................................................................................................... 1
•
Deleted Features Bullet: Designed for RS-485 and RS-422 Networks.................................................................................. 1
•
Changed making it a drop-in upgrade for most devices -to- making them drop-in upgrades in most systems. .................... 1
Changes from Revision A (January 2008) to Revision B
•
Page
Changed the IOS Min value From: -150 To: -200 and Max value From: 150 To: 200 ............................................................ 6
Changes from Original (December 2007) to Revision A
Page
•
Changed Receiver propagation delay max value From: 50 ns To: 70 ns. ............................................................................. 8
•
Changed tPLZ, tPHZ Receiver disable time From 3000 ns To 100 ns....................................................................................... 8
Copyright © 2007–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
3
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
5 Device Comparison Table
TRANSCEIVER
SIGNALING RATE
NUMBER OF NODES
SN65HVD1780
Up to 115 kbps
Up to 320
SN65HVD1781
Up to 1 Mbps
Up to 320
SN65HVD1782
Up to 10 Mbps
Up to 64
6 Pin Configuration and Functions
D Package and P Package
8-Pin SOIC and 8-Pin PDIP
Top View
R
1
8
VCC
RE
2
7
B
DE
3
6
A
D
4
5
GND
Pin Functions
PIN
NAME
NUMBER
I/O
DESCRIPTION
A
6
Bus
input/output
Driver output or receiver input (complimentary to B)
B
7
Bus
input/output
Driver output or receiver input (complimentary to A)
D
4
Digital input
Driver data input
DE
3
Digital input
Driver enable high
GND
5
Reference
potential
R
1
RE
2
Digital input
Receiver enable low
VCC
8
Supply
4.5-V to 5.5-V supply
Local device ground
Digital output Receive data output
7 Specifications
7.1 Absolute Maximum Ratings (1)
MIN
Supply voltage, VCC
MAX
UNIT
V
–0.5
7
SN65HVD1780, SN65HVD1781
A, B pins
–70
70
SN65HVD1782
A, B pins
–70
30
Input voltage at any logic pin
–0.3
VCC + 0.3
Transient overvoltage pulse through 100 Ω per TIA-485
–70
70
V
Receiver output current
–24
24
mA
170
°C
150
°C
Voltage at bus pin
Junction temperature, TJ
Storage temperature, Tstg
(1)
4
–55
V
V
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
7.2 ESD Ratings: JEDEC
VALUE
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all
pins (1)
V(ESD)
Bus pins and GND
All pins
Electrostatic
discharge
Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)
±4000
V
±2000
Machine model JEDEC Standard 22, Test Method A115, all pins
(1)
(2)
UNIT
±16000
±400
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 ESD Ratings: IEC
V(ESD)
Electrostatic discharge
IEC 60749-26 ESD (human body model), bus terminals and
GND
VALUE
UNIT
±16000
V
7.4 Recommended Operating Conditions
MIN
NOM
MAX
3.15
5
5.5
V
–7
12
V
High-level input voltage (driver, driver enable, and receiver enable inputs)
2
VCC
V
Low-level input voltage (driver, driver enable, and receiver enable inputs)
0
0.8
V
Differential input voltage
–12
12
V
Output current, driver
–60
60
mA
8
mA
VCC
Supply voltage
VI
Input voltage at any bus terminal (separately or common mode) (1)
VIH
VIL
VID
IO
Output current, receiver
–8
RL
Differential load resistance
54
CL
Differential load capacitance
1/tUI
Signaling rate
TA
Operating free-air temperature (See Power
Dissipation Characteristics)
TJ
Junction temperature
(1)
UNIT
60
Ω
50
pF
SN65HVD1780
115
SN65HVD1781
1
SN65HVD1782
10
5-V supply
–40
105
3.3-V supply
–40
125
–40
150
kbps
Mbps
°C
°C
By convention, the least positive (most negative) limit is designated as minimum in this data sheet.
7.5 Thermal Information
SN65HVD178x
THERMAL METRIC
(1)
D (SOIC)
P (PDIP)
8 PINS
8 PINS
JEDEC high-K model
138
59
JEDEC low-K model
242
128
UNIT
RθJA
Junction-to-ambient thermal resistance
RθJC(top)
Junction-to-case (top) thermal resistance
61
61
°C/W
RθJB
Junction-to-board thermal resistance
62
39
°C/W
ψJT
Junction-to-top characterization parameter
3.4
17.6
°C/W
ψJB
Junction-to-board characterization parameter
33.4
28.3
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
N/A
°C/W
(1)
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Copyright © 2007–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
5
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
7.6 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
|VOD|
TEST CONDITIONS
Driver differential output
voltage magnitude
TA < 85°C
1.5
TA < 125°C
1.4
RL = 54 Ω,
4.75 V ≤ VCC ≤ 5.25 V
TA < 85°C
1.7
TA < 125°C
1.5
RL = 54 Ω,
3.15 V ≤ VCC ≤ 3.45 V
TA < 85°C
RL = 100 Ω,
4.75 V ≤ VCC ≤ 5.25 V
Δ|VOD|
VOC(SS)
Change in magnitude of driver
differential output voltage
Steady-state common-mode
output voltage
Change in differential driver
output common-mode voltage
VOC(PP)
Peak-to-peak driver commonmode output voltage
COD
Differential output capacitance
VIT+
Positive-going receiver
differential input voltage
threshold
VIT–
Negative-going receiver
differential input voltage
threshold
VHYS
Receiver differential input
voltage threshold hysteresis
(VIT+ – VIT–)
VOH
Receiver high-level output
voltage
IOH = –8 mA
VOL
Receiver low-level output
voltage
IOL = 8 mA
II(LOGIC)
Driver input, driver enable, and
receiver enable input current
IOS
TA < 125°C
RL = 54 Ω
ΔVOC
IOZ
MIN
RL = 60 Ω, 4.75 V ≤ VCC 375 Ω on each output
to –7 V to 12 V
Figure 6
Receiver output highimpedance current
2.2
2.5
2
–50
0
50
mV
1
VCC/2
3
V
–50
0
50
mV
VCC = 3.15 to 5.5 V or
VCC = 0 V, DE at 0 V
–35
mV
–150
mV
30
50
mV
2.4
VCC – 0.3
0.2
V
0.4
V
0.5
–50
50
–1
1
1782
200
75
100
400
500
μA
μA
mA
μA
1780, 1781
1782
–60
–40
–400
–300
Driver and receiver enabled
DE = VCC,
RE = GND,
no load
4
6
Driver enabled, receiver disabled
DE = VCC,
RE = VCC,
no load
3
5
Driver disabled, receiver enabled
DE = GND,
RE = GND,
no load
2
4
DE = GND,
D = open,
RE = VCC,
no load,
TA < 85°C
0.15
1
Drive and receiver disabled (standby mode)
mA
µA
DE = GND,
D = open,
RE = VCC,
no load,
TA < 125°C
6
pF
–200
Supply current (quiescent)
Supply current (dynamic)
23
TA < 125°C
VI = –7 V
ICC
mV
–180
TA < 85°C
VI = 12 V
Bus input current (disabled
driver)
500
–100
Driver short-circuit output
current
UNIT
V
1
Center of two 27-Ω load resistors
See Figure 7
VO = 0 V or VCC, RE at VCC
MAX
2
0.8
1780, 1781
II(BUS)
TYP
12
See Typical Characteristics
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
7.7 Power Dissipation Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
PD
Power dissipation
TSD
(1)
TEST CONDITIONS
MAX
VCC = 5.5 V, TJ = 150°C, RL = 300 Ω,
CL = 50 pF (driver),
CL = 15 pF (receiver)
5-V supply, unterminated (1)
290
VCC = 5.5 V, TJ = 150°C, RL = 100 Ω,
CL = 50 pF (driver),
CL = 15 pF (receiver)
5-V supply, RS-422 load (1)
320
VCC = 5.5 V, TJ = 150°C, RL = 54 Ω,
CL = 50 pF (driver),
CL = 15 pF (receiver)
5-V supply, RS-485 load (1)
400
Thermal-shutdown junction temperature
UNIT
mW
170
°C
Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: 1 Mbps.
7.8 Switching Characteristics
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
3.15 V < VCC < 3.45 V
0.4
1.4
1.8
3.15 V < VCC < 5.5 V
0.4
1.7
2.6
UNIT
DRIVER (SN65HVD1780)
tr, tf
Driver differential output rise or fall
time
RL = 54 Ω,
CL = 50 pF,
See Figure 8
tPHL, tPLH
Driver propagation delay
RL = 54 Ω,
CL = 50 pF,
See Figure 8
0.8
2
µs
tSK(P)
RL = 54 Ω,
Driver differential output pulse skew,
CL = 50 pF,
|tPHL – tPLH|
See Figure 8
20
250
ns
tPHZ, tPLZ
Driver disable time
0.1
5
µs
tPZH, tPZL
See Figure 9 and Figure 10
Receiver enabled
See Figure 9 and
Figure 10
0.2
3
Receiver disabled
See Figure 9 and
Figure 10
3
12
Driver enable time
µs
µs
DRIVER (SN65HVD1781)
tr, tf
Driver differential output rise or fall
time
RL = 54 Ω, CL = 50 pF, See Figure 8
tPHL, tPLH
Driver propagation delay
300
ns
RL = 54 Ω, CL = 50 pF, See Figure 8
200
ns
tSK(P)
Driver differential output pulse skew,
RL = 54 Ω, CL = 50 pF, See Figure 8
|tPHL – tPLH|
25
ns
tPHZ, tPLZ
Driver disable time
tPZH, tPZL
50
See Figure 9 and Figure 10
3
µs
Receiver enabled
See Figure 9 and
Figure 10
300
ns
Receiver disabled
See Figure 9 and
Figure 10
10
µs
All VCC and
Temperature
50
Driver enable time
DRIVER (SN65HVD1782)
Driver differential output rise or fall
time
RL = 54 Ω,
CL = 50 pF
tPHL, tPLH
Driver propagation delay
RL = 54 Ω,
CL = 50 pF
See Figure 8
55
ns
tSK(P)
Driver differential output pulse skew, RL = 54 Ω,
|tPHL – tPLH|
CL = 50 pF
See Figure 8
10
ns
tPHZ, tPLZ
Driver disable time
3
µs
tr, tf
Copyright © 2007–2017, Texas Instruments Incorporated
ns
VCC > 4.5 V and
T < 105°C
16
See Figure 9 and Figure 10
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
7
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
Switching Characteristics (continued)
over recommended operating conditions (unless otherwise noted)
PARAMETER
tPZH, tPZL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Receiver enabled
See Figure 9 and
Figure 10
300
ns
Receiver disabled
See Figure 9 and
Figure 10
9
µs
CL = 15 pF,
See Figure 11
All devices
Driver enable time
RECEIVER
tr, tf
Receiver output rise or fall time
tPHL, tPLH
Receiver propagation delay time
CL = 15 pF,
See Figure 11
SN65HVD1780,
SN65HVD1781
4
15
100
200
SN65HVD1782
SN65HVD1780,
SN65HVD1781
ns
ns
80
6
20
Receiver output pulse skew,
|tPHL – tPLH|
CL = 15 pF,
See Figure 11
tPLZ, tPHZ
Receiver disable time
Driver enabled, See Figure 12
15
100
ns
tPZL(1), tPZH(1)
tPZL(2), tPZH(2)
Receiver enable time
Driver enabled, See Figure 12
80
300
ns
Driver disabled, See Figure 13
3
9
μs
tSK(P)
8
Submit Documentation Feedback
SN65HVD1782
ns
5
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
7.9 Typical Characteristics
80
10
70
ICC − RMS Supply Current − mA
0
IO − Driver Output Current − mA
TA = 25°C
RE at VCC
DE at VCC
RL = 54 W
CL = 50 pF
−10
−20
−30
TA = 25°C
DE at VCC
D at VCC
RL = 54 W
−40
60
50
40
VCC = 3.3 V
30
−50
0
VCC = 5 V
1
2
3
4
5
20
6
0
VCC − Supply Voltage − V
100 200 300 400 500 600 700 800 900 1000
Signaling Rate − kbps
G001
G002
Figure 1. Driver Output Current vs Supply Voltage
Figure 2. RMS Supply Current vs Signaling Rate
4.4
35
30
VCC = 5.5 V
3.6
VCC = 3.3 V
3.2
25
Load = 300 W
2.8
2.4
Rise\Fall Time - (ns)
VOD − Differential Output Voltage − V
4.0
Load = 100 W
2.0
Load = 60 W
1.6
1.2
20
15
VCC = 5 V
10
VCC = 3.3 V
0.8
5
0.4
VCC = 3.15 V
0.0
0
5
10
15
20
0
25
30
35
40
45
50
I(diff) − Differential Load Current − mA
-50
0
50
100
150
Temperature - (°C)
G003
Figure 4. SN65HVD1782 Rise or Fall Time
Figure 3. Differential Output Voltage vs Differential Load
Current
2.5
RL = 50 W,
CL = 50 pF
2.3
VCC = 5.5 V
VOD − Differential Output − V
2.1
VCC = 5 V
1.9
1.7
VCC = 4.5 V
1.5
1.3
VCC = 4 V
VCC = 3.6 V
1.1
VCC = 3.3 V
0.9
VCC = 3 V
0.7
2700
2500
2300
2100
1900
1500
1700
1300
900
1100
500
700
0.5
Transition Time − ns
Figure 5. SN65HVD1780 Differential Output Amplitude and Transition Time vs Supply Voltage
Copyright © 2007–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
9
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
8 Parameter Measurement Information
Input generator rate is 100 kbps, 50% duty cycle, rise or fall time is less than 6 ns, output impedance is 50 Ω.
375 W ±1%
VCC
DE
0 V or 3 V
A
D
VOD
60 W ±1%
B
+
_
–7 V < V(test) < 12 V
375 W ±1%
Copyright © 2016, Texas Instruments Incorporated
Figure 6. Measurement of Driver Differential Output Voltage With Common-Mode Load
VCC
27 W ±1%
DE
Input
A
D
A
VA
B
VB
VOC(PP)
VOC
B
DVOC(SS)
CL = 50 pF ±20%
27 W ±1%
VOC
CL Includes Fixture and
Instrumentation Capacitance
Copyright © 2016, Texas Instruments Incorporated
Figure 7. Measurement of Driver Differential and Common-Mode Output With RS-485 Load
3V
VCC
DE
D
Input
Generator
VI
CL = 50 pF ±20%
A
VOD
50 W
B
RL = 54 W
±1%
CL Includes Fixture
and Instrumentation
Capacitance
VI
50%
50%
tPLH
VOD
tPHL
»2V
90% 90%
0V
10%
0V
10%
tr
» –2 V
tf
Copyright © 2016, Texas Instruments Incorporated
Figure 8. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays
3V
D
DE
Input
Generator
VI
50 W
A
3V
S1
B
CL = 50 pF ±20%
CL Includes Fixture
and Instrumentation
Capacitance
VO
VI
RL = 110 W
± 1%
50%
50%
0.5 V
tPZH
VO
0V
VOH
90%
50%
tPHZ
»0V
Copyright © 2016, Texas Instruments Incorporated
NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.
Figure 9. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load
10
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
Parameter Measurement Information (continued)
3V
A
3V
D
DE
Input
Generator
RL = 110 W
±1%
S1
»3V
VI
VO
50%
50%
0V
B
tPZL
tPLZ
CL = 50 pF ±20%
VI
50 W
»3V
CL Includes Fixture
and Instrumentation
Capacitance
VO
50%
10%
VOL
Copyright © 2016, Texas Instruments Incorporated
NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.
Figure 10. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load
A
Input
Generator
R
VI
50 W
1.5 V
0V
VO
B
CL = 15 pF ±20%
RE
CL Includes Fixture
and Instrumentation
Capacitance
3V
VI
50%
50%
0V
tPLH
VO
tPHL
90% 90%
50%
10%
tr
50%
10%
VOH
VOL
tf
Copyright © 2016, Texas Instruments Incorporated
Figure 11. Measurement of Receiver Output Rise and Fall Times and Propagation Delays
Copyright © 2007–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
11
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
Parameter Measurement Information (continued)
3V
VCC
DE
A
0 V or 3 V D
B
RE
Input
Generator
VI
1 kW ± 1%
R VO
S1
CL = 15 pF ±20%
CL Includes Fixture
and Instrumentation
Capacitance
50 W
3V
VI
50%
50%
0V
tPZH(1)
tPHZ
VOH
90%
VO
50%
D at 3 V
S1 to GND
»0V
tPZL(1)
tPLZ
VCC
VO
50%
D at 0 V
S1 to VCC
10%
VOL
Copyright © 2016, Texas Instruments Incorporated
Figure 12. Measurement of Receiver Enable and Disable Times With Driver Enabled
12
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
Parameter Measurement Information (continued)
VCC
A
0 V or 1.5 V
R VO
S1
B
1.5 V or 0 V
RE
Input
Generator
VI
1 kW ± 1%
CL = 15 pF ±20%
CL Includes Fixture
and Instrumentation
Capacitance
50 W
3V
VI
50%
0V
tPZH(2)
VOH
VO
A at 1.5 V
B at 0 V
S1 to GND
50%
GND
tPZL(2)
VCC
VO
50%
VOL
A at 0 V
B at 1.5 V
S1 to VCC
Copyright © 2016, Texas Instruments Incorporated
Figure 13. SN65HVD1781 Measurement of Receiver Enable Times With Driver Disabled
Copyright © 2007–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
13
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
Parameter Measurement Information (continued)
8.1 Equivalent Input Schematic
When the input digital pins float, internal high value resistors pull D/REB pins to VCC and DE pin to GND to place
the device into known states. If the voltage level of D/REB input pins is higher than that of power rail, input
current can flow through the input resistor and pull up resistor to VCC.
D and RE Inputs
DE Input
VCC
VCC
100 kΩ
1 kΩ
1 kΩ
Input
Input
100 kΩ
Copyright © 2017, Texas Instruments Incorporated
Figure 14. Equivalent Input Schematic Diagrams
14
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
9 Detailed Description
9.1 Overview
The SN65HVD178x devices are half-duplex RS-485 transceivers available in three speed grades suitable for
data transmission up to 115 kbps, 1 Mbps, and 10 Mbps.
These devices feature a wide common-mode operating range and bus-pin fault protection up to ±70 V. Each
device has an active-HIGH driver enable and active-LOW receiver enable. A standby current of less than 1 µA
can be achieved by disabling both driver and receiver.
9.2 Functional Block Diagram
VCC
R
RE
A
DE
B
D
GND
Copyright © 2017, Texas Instruments Incorporated
9.3 Feature Description
Internal ESD protection circuits protect the transceiver bus terminals against ±16 kV human body model (HBM)
electrostatic discharges.
Device operation is specified over a wide temperature range from –40°C to 125°C.
9.3.1 70-V Fault Protection
The SN65HVD178x family of RS-485 transceivers is designed to survive bus pin faults up to ±70 V. The
SN65HVD1782 will not survive a bus pin fault with a direct short to voltages above 30 V when:
• The device is powered on, AND
• The driver is enabled (DE = HIGH), AND
– D = HIGH AND the bus fault is applied to the A pin, OR
– D = LOW AND the bus fault is applied to the B pin
Under other conditions, the device will survive shorts to bus pin faults up to ±70 V. Table 1 summarizes the
conditions under which the device may be damaged, and the conditions under which the device will not be
damaged.
Table 1. Device Conditions
POWER
DE
D
A
B
OFF
X
X
–70 V < VA < 70 V
–70 V < VB < 70 V
Device survives
ON
L
X
–70 V < VA < 70 V
–70 V < VB < 70 V
Device survives
ON
H
L
–70 V < VA < 70 V
–70 V < VB < 30 V
Device survives
ON
H
L
–70 V < VA < 70 V
30 V < VB
ON
H
H
–70 V < VA < 30 V
–70 V < VB < 30 V
Device survives
ON
H
H
30 V < VA
–70 V < VB < 30 V
Damage may occur
Copyright © 2007–2017, Texas Instruments Incorporated
RESULTS
Damage may occur
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
15
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
9.3.2 Receiver Failsafe
The SN65HVD178x family of half-duplex transceivers provides internal biasing of the receiver input thresholds in
combination with large input-threshold hysteresis. At a positive input threshold of VIT+ = –35 mV and an input
hysteresis of VHYS = 30 mV, the receiver output remains logic high under bus-idle, bus-short, or open bus
conditions in the presence of up to 130 mVPP differential noise without the need for external failsafe biasing
resistors.
9.3.3 Hot-Plugging
These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hotpluggable applications are power-up and power-down glitch-free operation, default disabled input and output
pins, and receiver failsafe.
As shown in Figure 1, an internal power-on reset circuit keeps the driver outputs in a high-impedance state until
the supply voltage has reached a level at which the device will reliably operate. This ensures that no problems
will occur on the bus pin outputs as the power supply turns on or turns off.
As shown in Device Functional Modes, the enable inputs have the feature of default disable on both the driver
enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin
until the associated controller actively drives the enable pins.
9.4 Device Functional Modes
When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input
D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as
VOD = VA – VB is positive. When D is low, the output states reverse, B turns high, A becomes low, and VOD is
negative.
When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin
has an internal pulldown resistor to ground, thus, when left open, the driver is disabled (high-impedance) by
default. The D pin has an internal pullup resistor to VCC, thus, when left open while the driver is enabled, output A
turns high and B turns low.
Table 2. Driver Function Table
(1)
INPUT
ENABLE
D
DE
A
OUTPUTS
H
H
H
L
Actively drive bus high
L
H
L
H
Actively drive bus low
X
L
Z
Z
Driver disabled
X
OPEN
Z
Z
Driver disabled by default
OPEN
H
H
L
Actively drive bus high by default
FUNCTION
B
(1)
(1)
When both the driver and receiver are disabled, the device enters a low-power standby mode.
When the receiver enable pin, RE, is logic low, the receiver is enabled. When the differential input voltage
defined as VID = VA – VB is positive and higher than the positive input threshold, VIT+, the receiver output, R,
turns high. When VID is negative and lower than the negative input threshold, VIT-, the receiver output, R, turns
low. If VID is between VIT+ and VIT- the output is indeterminate.
When RE is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of VID
are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is
disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven
(idle bus).
16
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
Table 3. Receiver Function Table
(1)
DIFFERENTIAL INPUT
ENABLE
OUTPUT
VID = VA – VB
RE
R
FUNCTION
VIT+ < VID
L
H
Receive valid bus high
VIT– < VID < VIT+
L
?
Indeterminate bus state
VID < VIT–
L
L
Receive valid bus low
X
H
Z
Receiver disabled
X
OPEN
Z
Receiver disabled by default
Open-circuit bus
L
H
Fail-safe high output
Short-circuit bus
L
H
Fail-safe high output
Idle (terminated) bus
L
H
Fail-safe high output
(1)
(1)
When both the driver and receiver are disabled, the device enters a low-power standby mode.
Copyright © 2007–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
17
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
The SN65HVD178x devices are half-duplex RS-485 transceivers commonly used for asynchronous data
transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.
R
R
R
R
R
R
RE
A
RE
A
RE
A
DE
B
DE
B
DE
B
D
D
D
D
D
D
Copyright © 2017, Texas Instruments Incorporated
Figure 15. Half-Duplex Transceiver Configurations
Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be
turned on and off individually. While this configuration requires two control lines, it allows for selective listening
into the bus traffic, whether the driver is transmitting data or not.
Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal.
In this configuration, the transceiver operates as a driver when the direction-control line is high, and as a receiver
when the direction-control line is low.
Additionally, only one line is required when connecting the receiver-enable input to ground and controlling only
the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it
sends and can verify that the correct data have been transmitted.
10.2 Typical Application
An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line
reflections, each cable end is terminated with a termination resistor, RT, whose value matches the characteristic
impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer
cable length.
R
R
RE
B
DE
D
R
A
R
A
RT
RT
D
A
R
B
A
D
R RE DE D
R
RE
B
DE
D
B
D
D
R RE DE D
Copyright © 2017, Texas Instruments Incorporated
Figure 16. Typical RS-485 Network With Half-Duplex Transceivers
18
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
Typical Application (continued)
10.2.1 Design Requirements
RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of
applications with varying requirements, such as distance, data rate, and number of nodes.
10.2.1.1 Data Rate and Bus Length
There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter
the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data
errors. While most RS-485 systems use data rates from 10 kbps to 100 kbps, some applications require data
rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small
signal jitter of up to 5% or 10%.
10000
Cable Length (ft)
5%, 10%, and 20% Jitter
1000
Conservative
Characteristics
100
10
100
1k
10k
100k
1M
10M
100M
Data Rate (bps)
Figure 17. Cable Length vs Data Rate Characteristic
Even higher data rates are achievable (for example, 10 Mbps for the SN65HVD1782) in cases where the
interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.
10.2.1.2 Stub Length
When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as
the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce
reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of
a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as
shown in Equation 1.
Lstub ≤ 0.1 × tr × v × c
where
•
•
•
tr is the 10/90 rise time of the driver
c is the speed of light (3 × 108 m/s)
v is the signal velocity of the cable or trace as a factor of c
(1)
10.2.1.3 Bus Loading
The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit
load represents a load impedance of approximately 12 kΩ. The SN65HVD1780 and SN65HVD1781 are 1/10 unit
load transceivers, and so up to 320 can be placed on a common bus. The SN65HVD1782 is a 1/2 unit load
transceiver, so up to 64 can share a bus.
Copyright © 2007–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
19
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
Typical Application (continued)
10.2.1.4 Receiver Failsafe
The differential receivers of the SN65HVD178x family are “failsafe” to invalid bus states caused by:
• Open bus conditions, such as a disconnected connector
• Shorted bus conditions, such as cable damage shorting the twisted-pair together
• Idle bus conditions that occur when no driver on the bus is actively driving
In any of these cases, the differential receiver will output a failsafe logic High state so that the output of the
receiver is not indeterminate.
Receiver failsafe is accomplished by offsetting the receiver thresholds such that the “input indeterminate” range
does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output
must output a High when the differential input VID is more positive than +200 mV, and must output a Low when
VID is more negative than –200 mV. The receiver parameters which determine the failsafe performance are VIT(+),
VIT(-), and VHYS (the separation between VIT(+) and VIT(-)). As shown in the Electrical Characteristics, differential
signals more negative than –200 mV will always cause a Low receiver output, and differential signals more
positive than +200 mV will always cause a High receiver output.
When the differential input signal is close to zero, it is still above the maximum VIT(+) threshold of –35 mV, and
the receiver output will be High. Only when the differential input is more than VHYS below VIT(+) will the receiver
output transition to a Low state. Therefore, the noise immunity of the receiver inputs during a bus fault condition
includes the receiver hysteresis value, VHYS, as well as the value of VIT(+).
R
Vhys (min)
30 mV
-65
-35
0
+65
VID (mV)
Vn max = 130 mVpp
Figure 18. SN65HVD178x Noise Immunity Under Bus Fault Conditions
10.2.2 Detailed Design Procedure
10.2.2.1 Custom Design with WEBENCH® Tools
Click here to create a custom design using the SN65HVD178x device with the WEBENCH® Power Designer.
1. Start by entering your VIN, VOUT, and IOUT requirements.
2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and
compare this design with other possible solutions from Texas Instruments.
3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with
real time pricing and component availability.
4. In most cases, you will also be able to:
– Run electrical simulations to see important waveforms and circuit performance
– Run thermal simulations to understand the thermal performance of your board
– Export your customized schematic and layout into popular CAD formats
– Print PDF reports for the design, and share your design with colleagues
5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.
Although the SN65HVD178x family is internally protected against human-body-model ESD strikes up to 16 kV,
additional protection against higher-energy transients can be provided at the application level by implementing
external protection devices.
20
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
Typical Application (continued)
3.3V
100nF
100nF
10k
VCC
R1
R
RxD
MCU/
UART
DIR
RE
A
DE
B
TVS
D
TxD
R2
GND
10k
Copyright © 2017, Texas Instruments Incorporated
Figure 19. RS-485 Transceiver With External Transient Protection
Figure 19 shows a protection circuit intended to withstand 8-kV IEC ESD (per IEC 61000-4-2) as well as 4-kV
EFT (per IEC 61000-4-4).
Table 4. Bill of Materials
DEVICE
FUNCTION
ORDER NUMBER
MANUFACTURER
XCVR
RS-485 Transceiver
SN65HVD1781
TI
R1,R2
10 Ω, Pulse-Proof Thick-Film
Resistor
CRCW0603010RJNEAHP
Vishay
TVS
Bidirectional 600-W Transient
Suppressor
SMBJ43CA
Littelfuse
10.2.3 Application Curve
Figure 20. SN65HVD1780 Differential Output at 115 kbps
Copyright © 2007–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
21
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
11 Power Supply Recommendations
To assure reliable operation at all data rates and supply voltages, each supply should be buffered with a 100-nF
ceramic capacitor located as close to the supply pins as possible. The TPS76350 is a linear voltage regulator
suitable for the 5-V supply.
12 Layout
12.1 Layout Guidelines
On-chip IEC-ESD protection is good for laboratory and portable equipment but often insufficient for EFT and
surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the
use of external transient protection devices.
Because ESD and EFT transients have a wide-frequency bandwidth from approximately 3 MHz to 3 GHz, highfrequency layout techniques must be applied during PCB design.
1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
2. Use VCC and ground planes to provide low-inductance. Note that high-frequency currents follow the path of
least inductance and not the path of least impedance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to
divert from the signal path to reach the protection device.
4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the VCC pins of the transceiver, UART, or
controller ICs on the board.
5. Use at least two vias for VCC and ground connections of bypass capacitors and protection devices to
minimize effective via-inductance.
6. Use 1-kΩ to 10-kΩ pullup and pulldown resistors for enable lines to limit noise currents in these lines during
transient events.
7. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide
varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient
blocking units (TBUs) that limit transient current to less than 1 mA.
12.2 Layout Example
5
Via to ground
C
R
Via to VCC
4
6 R
MCU
JMP
1
R
5
6 R
SN65HVD178x
TVS
5
Figure 21. SN65HVD178x Half-Duplex Layout Example
22
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
SN65HVD1780, SN65HVD1781, SN65HVD1782
www.ti.com
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
13 Device and Documentation Support
13.1 Device Support
13.1.1 Custom Design with WEBENCH® Tools
Click here to create a custom design using the SN65HVD178x device with the WEBENCH® Power Designer.
1. Start by entering your VIN, VOUT, and IOUT requirements.
2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and
compare this design with other possible solutions from Texas Instruments.
3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with
real time pricing and component availability.
4. In most cases, you will also be able to:
– Run electrical simulations to see important waveforms and circuit performance
– Run thermal simulations to understand the thermal performance of your board
– Export your customized schematic and layout into popular CAD formats
– Print PDF reports for the design, and share your design with colleagues
5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.
13.1.2 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
13.2 Documentation Support
13.2.1 Related Documentation
For related documentation, see the following:
SN65HVD17xx Fault-Protected RS-485 Transceivers With Extended Common-Mode Range, SLLS872
13.3 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 5. Related Links
PART
PRODUCT FOLDER
ORDER NOW
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
SN65HVD1780
Click here
Click here
Click here
Click here
Click here
SN65HVD1781
Click here
Click here
Click here
Click here
Click here
SN65HVD1782
Click here
Click here
Click here
Click here
Click here
13.4 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
Copyright © 2007–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
23
SN65HVD1780, SN65HVD1781, SN65HVD1782
SLLS877H – DECEMBER 2007 – REVISED MARCH 2017
www.ti.com
13.5 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
13.6 Trademarks
E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
13.7 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.8 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
24
Submit Documentation Feedback
Copyright © 2007–2017, Texas Instruments Incorporated
Product Folder Links: SN65HVD1780 SN65HVD1781 SN65HVD1782
PACKAGE OPTION ADDENDUM
www.ti.com
7-Aug-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
SN65HVD1780D
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
VP1780
Samples
SN65HVD1780DG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
VP1780
Samples
SN65HVD1780DR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
VP1780
Samples
SN65HVD1780DRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
VP1780
Samples
SN65HVD1780P
ACTIVE
PDIP
P
8
50
RoHS & Green
Call TI | NIPDAU
N / A for Pkg Type
-40 to 105
65HVD1780
Samples
SN65HVD1781D
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
VP1781
Samples
SN65HVD1781DG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
VP1781
Samples
SN65HVD1781DR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
VP1781
Samples
SN65HVD1781DRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
VP1781
Samples
SN65HVD1781P
ACTIVE
PDIP
P
8
50
RoHS & Green
Call TI | NIPDAU
N / A for Pkg Type
-40 to 105
65HVD1781
Samples
SN65HVD1782D
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
VP1782
Samples
SN65HVD1782DG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
VP1782
Samples
SN65HVD1782DR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
VP1782
Samples
SN65HVD1782DRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 105
VP1782
Samples
SN65HVD1782P
ACTIVE
PDIP
P
8
50
RoHS & Green
Call TI | NIPDAU
N / A for Pkg Type
-40 to 105
65HVD1782
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
7-Aug-2022
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
