SN74HCS174
SN74HCS174
SCLS842 – SEPTEMBER
2020
SCLS842 – SEPTEMBER 2020
www.ti.com
SN74HCS174 Hex D-Type Flip-Flops with Clear and Schmitt-Trigger Inputs
1 Features
3 Description
•
•
The SN74HCS174 contains six positive-edgetriggered D-type flip-flops with shared clock (CLK) and
clear (CLR) inputs.
TSSOP (16)
5.00 mm x 4.40 mm
SN74HCS174D
SOIC (16)
9.90 mm x 3.90 mm
For all available packages, see the orderable addendum at
the end of the data sheet.
Parallel data synchronization
Parallel data storage
Shift register
Pattern generators
Response
Waveforms
Voltage
Output
Current
Voltage
Current
Output
Input Voltage
Time
Time
Voltage
Input Voltage
Output
Schmitt-trigger
CMOS Input
Time
Time
Current
Response
Waveforms
Supply Current
Standard
CMOS Input
Supply Current
Input Voltage
Supports Slow Inputs
Input
Voltage
Noise Rejection
Input
Voltage
Input Voltage
Waveforms
Input
Voltage
Low Power
Time
Voltage
•
•
•
•
BODY SIZE (NOM)
SN74HCS174PW
(1)
2 Applications
PACKAGE(1)
Output
•
•
Device Information
PART NUMBER
Current
•
Wide operating voltage range: 2 V to 6 V
Schmitt-trigger inputs allow for slow or noisy input
signals
Low power consumption
– Typical ICC of 100 nA
– Typical input leakage current of ±100 nA
±7.8-mA output drive at 6 V
Extended ambient temperature range: –40°C to
+125°C, TA
Time
Benefits of Schmitt-trigger inputs
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
Submit Document Feedback
Copyright
© 2020 Texas
Instruments
Incorporated
intellectual
property
matters
and other important disclaimers. PRODUCTION DATA.
Product Folder Links: SN74HCS174
1
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
Table of Contents
1 Features............................................................................1
2 Applications..................................................................... 1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................3
6 Specifications.................................................................. 4
6.1 Absolute Maximum Ratings ....................................... 4
6.2 ESD Ratings .............................................................. 4
6.3 Recommended Operating Conditions ........................4
6.4 Thermal Information ...................................................4
6.5 Electrical Characteristics ............................................5
6.6 Timing Characteristics ................................................5
6.7 Switching Characteristics ...........................................6
6.8 Operating Characteristics .......................................... 6
6.9 Typical Characteristics................................................ 7
7 Parameter Measurement Information............................ 8
8 Detailed Description........................................................9
8.1 Overview..................................................................... 9
8.2 Functional Block Diagram........................................... 9
8.3 Feature Description.....................................................9
8.4 Device Functional Modes..........................................10
9 Application and Implementation.................................. 11
9.1 Application Information..............................................11
9.2 Typical Application.................................................... 11
10 Power Supply Recommendations..............................14
11 Layout........................................................................... 14
11.1 Layout Guidelines................................................... 14
11.2 Layout Example...................................................... 14
12 Device and Documentation Support..........................15
12.1 Documentation Support.......................................... 15
12.2 Receiving Notification of Documentation Updates..15
12.3 Support Resources................................................. 15
12.4 Trademarks............................................................. 15
12.5 Electrostatic Discharge Caution..............................15
12.6 Glossary..................................................................15
13 Mechanical, Packaging, and Orderable
Information.................................................................... 16
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
2
DATE
REVISION
NOTES
September 2020
*
Initial Release
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
5 Pin Configuration and Functions
CLR
1
16
VCC
1Q
2
1D
3
15
14
6D
5D
6Q
2D
4
13
2Q
5
12
5Q
3D
6
11
4D
3Q
7
8
10
4Q
CLK
GND
9
D or PW Package 16-Pin SOIC or TSSOP Top View
Pin Functions
PIN
SOIC or
TSSOP NO.
NAME
I/O(1)
DESCRIPTION
1
CLR
I
Clear all channels, active low
2
1Q
O
Channel 1, Q output
3
1D
I
Channel 1, D input
4
2D
I
Channel 2, D input
5
2Q
O
Channel 2, Q output
6
3D
I
Channel 3, D input
7
3Q
O
Channel 3, Q output
8
GND
—
Ground
9
CLK
I
Clock all channels, rising edge triggered
10
4Q
O
Channel 4, Q output
11
4D
I
Channel 4, D input
12
5Q
O
Channel 5, Q output
13
5D
I
Channel 5, D input
14
6D
I
Channel 6, D input
15
6Q
O
Channel 6, Q output
16
VCC
—
Positive supply
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
3
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN
MAX
VCC
Supply voltage
IIK
Input clamp current(2)
VI < –0.5 V or VI > VCC + 0.5 V
±20
IOK
Output clamp current(2)
VI < –0.5 V or VI > VCC + 0.5 V
±20
mA
IO
Continuous output current
VO = 0 to VCC
±35
mA
Continuous current through VCC or GND
±70
mA
TJ
Junction temperature(3)
150
°C
Tstg
Storage temperature
150
°C
(1)
(2)
(3)
–0.5
7
UNIT
–65
V
mA
Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
Guaranteed by design.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/
JEDEC JS-001(1)
±4000
Charged-device model (CDM), per JEDEC
specification JESD22-C101(2)
±1500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
VCC
Supply voltage
2
5
6
UNIT
V
VI
Input voltage
0
VCC
V
VO
Output voltage
0
VCC
V
TA
Ambient temperature
–40
125
°C
6.4 Thermal Information
SN74HCS174
THERMAL
PW (TSSOP)
D (SOIC)
16 PINS
16 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
141.2
122.2
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
78.8
80.9
°C/W
RθJB
Junction-to-board thermal resistance
85.8
80.6
°C/W
ΨJT
Junction-to-top characterization parameter
27.7
40.4
°C/W
ΨJB
Junction-to-board characterization parameter
85.5
80.3
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
N/A
°C/W
(1)
4
METRIC(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
6.5 Electrical Characteristics
over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).
PARAMETER
TEST CONDITIONS
VCC
MIN
2V
VT+
VT-
ΔVT
VOH
VOL
Positive switching threshold
Negative switching threshold
Hysteresis (VT+ - VT-
)(1)
High-level output voltage
Low-level output voltage
VI = VIH or VIL
VI = VIH or VIL
TYP
MAX UNIT
0.7
1.5
4.5 V
1.7
3.15
6V
2.1
4.2
2V
0.3
1.0
4.5 V
0.9
2.2
6V
1.2
3.0
2V
0.2
1.0
4.5 V
0.4
1.4
6V
0.6
1.6
IOH = -20 µA
2 V to 6 V
VCC – 0.1
VCC – 0.002
IOH = -6 mA
4.5 V
4.0
4.3
IOH = -7.8 mA
6V
5.4
IOL = 20 µA
2 V to 6 V
V
V
V
V
5.75
0.002
0.1
IOL = 6 mA
4.5 V
0.18
0.30
IOL = 7.8 mA
6V
0.22
0.33
V
II
Input leakage current
VI = VCC or 0
6V
±100
±1000
nA
ICC
Supply current
VI = VCC or 0, IO = 0
6V
0.1
2
µA
Ci
Input capacitance
5
pF
(1)
Guaranteed by design.
2 V to 6 V
6.6 Timing Characteristics
CL = 50 pF; over operating free-air temperature range (unless otherwise noted). See Parameter Measurement
Information.
Operating free-air temperature (TA)
PARAMETER
VCC
25°C
MIN
2V
fclock
Clock frequency
CLR low
tw
Pulse duration
CLK high or low
Data
tsu
Setup time
CLR inactive
th
Hold time
Data after CLK↑
–40°C to 125°C
MAX
MIN
60
MAX
40
4.5 V
180
130
6V
200
145
2V
8
12
4.5 V
5
6
6V
5
6
2V
8
12
4.5 V
5
6
6V
5
6
2V
12
18
5
6
4.5 V
UNIT
6V
5
6
2V
12
18
4.5 V
5
6
6V
5
6
2V
0
0
4.5 V
0
0
MHz
ns
ns
ns
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
5
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
CL = 50 pF; over operating free-air temperature range (unless otherwise noted). See Parameter Measurement
Information.
Operating free-air temperature (TA)
PARAMETER
VCC
25°C
MIN
6V
UNIT
–40°C to 125°C
MAX
MIN
0
MAX
0
6.7 Switching Characteristics
CL = 50 pF; over operating free-air temperature range (unless otherwise noted). See Parameter Measurement
Information.
Operating free-air temperature (TA)
PARAMETER
FROM
TO
VCC
25°C
MIN
2V
fmax
Max switching frequency
tpd
Any
Propagation delay
CLK
Any
MAX
60
40
180
130
6V
200
Transition-time
TYP
UNIT
MAX
MHz
145
15
27
35
4.5 V
8
13
18
6V
7
11
16
2V
15
27
35
4.5 V
8
13
18
6V
7
11
16
9
17
5
8
4
7
2V
tt
MIN
4.5 V
2V
CLR
–40°C to 125°C
TYP
Any output 4.5 V
6V
ns
ns
6.8 Operating Characteristics
over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).
PARAMETER
Cpd
6
TEST CONDITIONS
Power dissipation capacitance
No load
per gate
VCC
2 V to 6 V
Submit Document Feedback
MIN
TYP
10
MAX UNIT
pF
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
6.9 Typical Characteristics
TA = 25°C
70
46
VCC = 2 V
VCC = 3.3 V
VCC = 4.5 V
VCC = 6 V
Output Resistance (:)
42
VCC = 2 V
VCC = 3.3 V
VCC = 4.5 V
VCC = 6 V
65
Output Resistance (:)
44
40
38
36
34
32
60
55
50
45
40
30
35
28
26
30
0
2.5
5
7.5 10 12.5 15 17.5
Output Sink Current (mA)
20
22.5
25
Figure 6-1. Output driver resistance in LOW state.
0
ICC ± Supply Current (mA)
VCC = 2.5 V
0.14
VCC = 3.3 V
ICC ± Supply Current (mA)
VCC = 2 V
0.16
0.12
0.1
0.08
0.06
0.04
0.02
0
0
0.5
1
1.5
2
2.5
VI ± Input Voltage (V)
3
3.5
Figure 6-3. Supply current across input voltage, 2-,
2.5-, and 3.3-V supply
5
7.5 10 12.5 15 17.5
Output Source Current (mA)
20
22.5
25
Figure 6-2. Output driver resistance in HIGH state.
0.2
0.18
2.5
0.65
0.6
0.55
0.5
0.45
0.4
0.35
0.3
0.25
0.2
0.15
0.1
0.05
0
VCC = 4.5 V
VCC = 5 V
VCC = 6 V
0
0.5
1
1.5
2 2.5 3 3.5 4
VI ± Input Voltage (V)
4.5
5
5.5
6
Figure 6-4. Supply current across input voltage,
4.5-, 5-, and 6-V supply
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
7
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
7 Parameter Measurement Information
Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators
having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tt < 2.5 ns.
For clock inputs, fmax is measured when the input duty cycle is 50%.
The outputs are measured one at a time with one input transition per measurement.
tw
Test
Point
VCC
Input
From Output
Under Test
50%
50%
0V
Figure 7-2. Voltage Waveforms, Pulse Duration
CL(1)
(1) CL includes probe and test-fixture capacitance.
Figure 7-1. Load Circuit for Push-Pull Outputs
VCC
VCC
Clock
Input
Input
50%
50%
50%
0V
0V
tsu
tPLH
th
(1)
tPHL
(1)
VOH
VCC
Data
Input
50%
Output
50%
50%
50%
VOL
0V
Figure 7-3. Voltage Waveforms, Setup and Hold
Times
tPLH(1)
tPHL(1)
VOH
Output
50%
50%
VOL
(1) The greater between tPLH and tPHL is the same as tpd.
Figure 7-4. Voltage Waveforms Propagation Delays
90%
VCC
90%
Input
10%
10%
tr(1)
0V
tf(1)
90%
VOH
90%
Output
10%
10%
tr(1)
tf(1)
VOL
(1) The greater between tr and tf is the same as tt.
Figure 7-5. Voltage Waveforms, Input and Output Transition Times
8
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
8 Detailed Description
8.1 Overview
The SN74HCS174 is a positive-edge-triggered hex D-type flip-flop with direct clear (CLR) input. Information at
the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge
of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the
transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no
effect at the output.
8.2 Functional Block Diagram
Shared Control Logic
CLR
CLK
R
xD
D
Q
xQ
One of Six D-Type Flip-Flops
Figure 8-1. Logic Diagram (Positive Logic) for SN74HCS174
8.3 Feature Description
8.3.1 Balanced CMOS Push-Pull Outputs
This device includes balanced CMOS push-pull outputs. The term "balanced" indicates that the device can sink
and source similar currents. The drive capability of this device may create fast edges into light loads so routing
and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable
of driving larger currents than the device can sustain without being damaged. It is important for the output power
of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the
Absolute Maximum Ratings must be followed at all times.
Unused push-pull CMOS outputs should be left disconnected.
8.3.2 CMOS Schmitt-Trigger Inputs
This device includes inputs with the Schmitt-trigger architecture. These inputs are high impedance and are
typically modeled as a resistor in parallel with the input capacitance given in the Electrical Characteristics table
from the input to ground. The worst case resistance is calculated with the maximum input voltage, given in the
Absolute Maximum Ratings table, and the maximum input leakage current, given in the Electrical Characteristics
table, using Ohm's law (R = V ÷ I).
The Schmitt-trigger input architecture provides hysteresis as defined by ΔVT in the Electrical Characteristics
table, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much
slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the
inputs with slow transitioning signals will increase dynamic current consumption of the device. For additional
information regarding Schmitt-trigger inputs, please see Understanding Schmitt Triggers.
8.3.3 Latching Logic
This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flipflops, but include all logic circuits that act as volatile memory.
When the device is powered on, the state of each latch is unknown. There is no default state for each latch at
start-up.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
9
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
The output state of each latching logic circuit only remains stable as long as power is applied to the device within
the supply voltage range specified in the Recommended Operating Conditions table.
8.3.4 Clamp Diode Structure
The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Electrical
Placement of Clamping Diodes for Each Input and Output.
CAUTION
Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to
the device. The input and output voltage ratings may be exceeded if the input and output clampcurrent ratings are observed.
VCC
Device
+IIK
+IOK
Logic
Input
Output
-IIK
-IOK
GND
Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output
8.4 Device Functional Modes
Function Table lists the functional modes of the SN74HCS174.
Table 8-1. Function Table
INPUTS(1)
(1)
(2)
10
OUTPUT(2)
CLR
CLK
D
Q
L
X
X
L
H
↑
H
H
H
↑
L
L
H
L
X
Q0
H = High voltage level, L = Low voltage level, X = Don't care, ↑ =
Low to High transition
Q0 = Previous output state (High or Low)
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
9 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification, and TI
does not warrant its accuracy or completeness. TI’s customers are responsible for determining
suitability of components for their purposes. Customers should validate and test their design
implementation to confirm system functionality.
9.1 Application Information
The SN74HCS174 contains multiple D-type flip-flops that are operated by the same clock. By connecting
multiple channels together in series, a shift register can be formed. This produces a delay of a specific number of
clock cycles for incoming data. The application schematic shown below gives an example of using three
channels of the SN74HCS174 to produce a delay of three clock cycles.
Because this device includes Schmitt-trigger inputs, the clear pin (CLR) can be directly connected to the RC
circuit shown to clear the outputs at system power on.
9.2 Typical Application
VCC
0.1…F
VCC
Data
Source
Data
Destination
Clock
Source
1D
1Q
2D
2Q
3D
3Q
CLK
4Q
5Q
6Q
VCC
R
CLR
C
4D
5D
6D
GND
Figure 9-1. Typical application block diagram
9.2.1 Design Requirements
9.2.1.1 Power Considerations
Ensure the desired supply voltage is within the range specified in the Recommended Operating Conditions. The
supply voltage sets the device's electrical characteristics as described in the Electrical Characteristics.
The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all
outputs of the SN74HCS174 plus the maximum static supply current, ICC, listed in Electrical Characteristics and
any transient current required for switching. The logic device can only source as much current as is provided by
the positive supply source. Be sure not to exceed the maximum total current through VCC listed in the Absolute
Maximum Ratings.
The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the
SN74HCS174 plus the maximum supply current, ICC, listed in Electrical Characteristics, and any transient
current required for switching. The logic device can only sink as much current as can be sunk into its ground
connection. Be sure not to exceed the maximum total current through GND listed in the Absolute Maximum
Ratings.
The SN74HCS174 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of
the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed
50 pF.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
11
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
The SN74HCS174 can drive a load with total resistance described by RL ≥ VO / IO, with the output voltage and
current defined in the Electrical Characteristics table with VOH and VOL. When outputting in the high state, the
output voltage in the equation is defined as the difference between the measured output voltage and the supply
voltage at the VCC pin.
Total power consumption can be calculated using the information provided in CMOS Power Consumption and
Cpd Calculation.
Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear
and Logic (SLL) Packages and Devices.
CAUTION
The maximum junction temperature, TJ(max) listed in the Absolute Maximum Ratings, is an additional
limitation to prevent damage to the device. Do not violate any values listed in the Absolute Maximum
Ratings. These limits are provided to prevent damage to the device.
9.2.1.2 Input Considerations
Input signals must cross Vt-(min) to be considered a logic LOW, and Vt+(max) to be considered a logic HIGH. Do
not exceed the maximum input voltage range found in the Absolute Maximum Ratings.
Unused inputs must be terminated to either VCC or ground. These can be directly terminated if the input is
completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used
sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used
for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the
SN74HCS174, as specified in the Electrical Characteristics, and the desired input transition rate. A 10-kΩ
resistor value is often used due to these factors.
The SN74HCS174 has no input signal transition rate requirements because it has Schmitt-trigger inputs.
Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude
can still cause issues. To know how much noise is too much, please refer to the ΔVT(min) in the Electrical
Characteristics. This hysteresis value will provide the peak-to-peak limit.
Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without
causing huge increases in power consumption. The typical additional current caused by holding an input at a
value other than VCC or ground is plotted in the Typical Characteristics.
Refer to the Feature Description section for additional information regarding the inputs for this device.
9.2.1.3 Output Considerations
The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will
decrease the output voltage as specified by the VOH specification in the Electrical Characteristics. The ground
voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output
voltage as specified by the VOL specification in the Electrical Characteristics.
Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected
directly together. This can cause excessive current and damage to the device.
Two channels within the same device with the same input signals can be connected in parallel for additional
output drive strength.
Unused outputs can be left floating. Do not connect outputs directly to VCC or ground.
Refer to Feature Description section for additional information regarding the outputs for this device.
9.2.2 Detailed Design Procedure
1. Add a decoupling capacitor from VCC to GND. The capacitor needs to be placed physically close to the
device and electrically close to both the VCC and GND pins. An example layout is shown in the Layout
section.
12
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal
performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCS174
to the receiving device(s).
3. Ensure the resistive load at the output is larger than (VCC / IO(max)) Ω. This will ensure that the maximum
output current from the Absolute Maximum Ratings is not violated. Most CMOS inputs have a resistive load
measured in megaohms; much larger than the minimum calculated above.
4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase
can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd
Calculation.
9.2.3 Application Curve
VCC
CLR
~5RC
CLK
1D
1Q
2Q
3Q
Figure 9-2. Application timing diagram
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
13
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
10 Power Supply Recommendations
The power supply can be any voltage between the minimum and maximum supply voltage rating located in the
Recommended Operating Conditions. Each VCC terminal should have a good bypass capacitor to prevent power
disturbance. A 0.1-μF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps
to reject different frequencies of noise. The 0.1-μF and 1-μF capacitors are commonly used in parallel. The
bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in
given example layout image.
11 Layout
11.1 Layout Guidelines
When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many
cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a
triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left
unconnected because the undefined voltages at the outside connections result in undefined operational states.
All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the
input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular
unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever
makes more sense for the logic function or is more convenient.
11.2 Layout Example
GND VCC
Recommend GND flood fill for
improved signal isolation, noise
reduction, and thermal dissipation
Avoid 90°
corners for
signal lines
Bypass capacitor
placed close to the
device
0.1 F
CLR
1Q
1
16
VCC
2
15
1D
3
Unused input
14
tied to GND
6Q
6D
2D
2Q
4
13
5
12
5D
5Q
3D
6
11
4D
3Q
7
8
10
9
4Q
CLK
GND
Unused output
left floating
Figure 11-1. Example layout for the SN74HCS174 in the PW package.
14
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
12 Device and Documentation Support
TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device,
generate code, and develop solutions are listed below.
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation see the following:
•
•
•
Texas Instruments, HCMOS Design Considerations application report (SCLA007)
Texas Instruments, CMOS Power Consumption and Cpd Calculation application report (SDYA009)
Texas Instruments, Designing With Logic application report
12.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
12.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
12.4 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
12.6 Glossary
TI Glossary
This glossary lists and explains terms, acronyms, and definitions.
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
15
SN74HCS174
www.ti.com
SCLS842 – SEPTEMBER 2020
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
16
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN74HCS174
PACKAGE OPTION ADDENDUM
www.ti.com
6-Jan-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
SN74HCS174DR
ACTIVE
SOIC
D
16
2500
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
HCS174
SN74HCS174PWR
ACTIVE
TSSOP
PW
16
2000
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
HCS174
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of