0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SN74LV138ATDR

SN74LV138ATDR

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    SOIC16

  • 描述:

    IC DECODER/DEMUX 1X3:8 16SOIC

  • 数据手册
  • 价格&库存
SN74LV138ATDR 数据手册
SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER www.ti.com SCLS691 – AUGUST 2005 FEATURES • • Ioff Supports Partial-Power Down Mode Operation Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW) A B C G2A G2B G1 Y7 GND 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 RGY PACKAGE (TOP VIEW) VCC Y0 Y1 Y2 Y3 Y4 Y5 Y6 B C G2A G2B G1 Y7 VCC • • 1 16 2 15 3 4 14 13 Y0 Y1 Y2 12 Y3 11 Y4 10 Y5 5 6 7 GND 8 9 Y6 • Inputs Are TTL-Voltage Compatible 4.5-V to 5.5-V VCC Operation Max tpd of 7.6 ns at 5 V Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 5 V, TA = 25°C Support Mixed-Mode Voltage Operation on All Ports A • • • • DESCRIPTION/ORDERING INFORMATION The SN74LV138AT is a 3-line to 8-line decoder/demultiplexer, designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of the decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. ORDERING INFORMATION PACKAGE (1) TA QFN – RGY Tube of 40 SN74LV138ATD Reel fo 2500 SN74LV138ATDR SOP – NS Reel of 2000 SN74LV138ATNSR 74LV138AT SSOP – DB Reel of 2000 SN74LV138ATDBR LV138AT TVSOP – DGV Reel of 2000 SN74LV138ATDGVR LV138AT Tube of 90 SN74LV138ATPW Reel of 2000 SN74LV138ATPWR Reel of 250 SN74LV138ATPWT TSSOP – PW (1) TOP-SIDE MARKING SN74LV138ATRGYR SOIC – D –40°C to 125°C ORDERABLE PART NUMBER Reel of 1000 VV138AT LV138AT LV138AT Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2005, Texas Instruments Incorporated SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER www.ti.com SCLS691 – AUGUST 2005 DESCRIPTION/ORDERING INFORMATION (CONTINUED) The conditions at the binary-select inputs (A, B, C) and the three enable inputs (G1, G2A, G2B) select one of eight output lines. The two active-low (G2A, G2B) and one active-high (G1) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications. This device is fully specified for partial-power-down application susing Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. FUNCTION TABLE ENABLE INPUTS 2 SELECT INPUTS OUTPUTS G1 G2A G2B C B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 X H X X X X H H H H H H H H X X H X X X H H H H H H H H L X X X X X H H H H H H H H H L L L L L L H H H H H H H H L L L L H H L H H H H H H H L L L H L H H L H H H H H H L L L H H H H H L H H H H H L L H L L H H H H L H H H H L L H L H H H H H H L H H H L L H H L H H H H H H L H H L L H H H H H H H H H H L SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER www.ti.com SCLS691 – AUGUST 2005 LOGIC DIAGRAM (POSITIVE LOGIC) 15 A 1 14 Select Inputs B 13 3 12 11 10 Enable Inputs 6 4 G2A G2B Y1 2 C G1 Y0 9 7 Y2 Y3 Data Outputs Y4 Y5 Y6 Y7 5 3 SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER www.ti.com SCLS691 – AUGUST 2005 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) MIN MAX VCC Supply voltage –0.5 7 V VI Input voltage range (2) –0.5 7 V –0.5 VCC + 0.5 range (2) (3) UNIT VO Output voltage IIK Input clamp current VI < 0 –20 mA IOK Output clamp current VO < 0 or VO > VCC ±50 mA IO Continuous output current VO = 0 to VCC ±25 mA ±50 mA Continuous current through VCC or GND D package (4) 73 DB package (4) θJA Package thermal impedance (1) (2) (3) (4) (5) 82 DGV package (4) 120 NS package (4) 64 PW package (4) 108 RGY Tstg package (5) Storage temperature range V °C/W 39 –65 150 °C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. This value is limited of 5.5 V maximum. The package thermal impedance is calculated in accordance with JESD 51-7. The package thermal impedance is calculated in accordance with JESD 51-5. Recommended Operating Conditions (1) VCC Supply voltage VIH High-level input voltage VCC = 4.5 V to 5.5 V VIL Low-level input voltage VCC = 4.5 V to 5.5 V VI Input voltage VO Output voltage IOH High-level output current IOL MIN MAX 4.5 5.5 2 UNIT V V 0.8 V 0 5.5 V 0 VCC V VCC = 4.5 V to 5.5 V –12 mA Low-level output current VCC = 4.5 V to 5.5 V 12 mA ∆t/∆v Input transition rise or fall rate VCC = 4.5 V to 5.5 V 20 ns/V TA Operating free-air temperature 125 °C (1) 4 –40 All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER www.ti.com SCLS691 – AUGUST 2005 Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER VOH VOL II ICC ∆ICC (1) (1) TEST CONDITIONS TA = –40°C to 85°C TA = 25°C VCC MIN TYP 4.5 IOH = –50 µA 4.5 V 4.4 IOH = –12 mA 4.5 V 3.8 IOL = 50 µA 4.5 V IOL = 12 mA 0 MAX MIN TA = –40°C to 125°C MAX MIN 4.4 4.4 3.8 3.8 UNIT MAX V 0.1 0.1 0.1 4.5 V 0.55 0.55 0.55 0 to 5.5 V V ±0.1 ±1 ±1 µA VI = VCC or GND, IO = 0 5.5 V 2 20 20 µA One input at 3.4 V, Other inputs at VCC or GND 5.5 V 1.35 1.5 1.5 mA VI = 5.5 V or GND Ioff VI or VO = 0 to 5.5 V Ci VI = VCC or GND 0 4 0.5 5 5 µA 10 10 10 pF This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V ot VCC. Switching Characteristics over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE A, B, or C tpd tpd G1 Y TA = –40°C to 125°C MIN TYP MAX MIN MAX MIN MAX 2.7 7.6 10.4 1 12 1 13 2.5 6.6 9.1 1 10.5 1 12 G2A or G2B 2.8 7 9.6 1 11 1 12 A, B, or C 3.9 8.1 11.4 1 13 1 14 3.7 7.1 10.1 1 11.5 1 12 4 7.5 10.6 1 12 1 13 G1 Y G2A or G2B CL = 15 pF TA = –40°C to 85°C TA = 25°C CL = 50 pF UNIT ns ns Operating Characteristics VCC = 5 V, TA = 25°C PARAMETER Cpd Power dissipation capacitance TEST CONDITIONS CL = 50 pF, f = 10 MHz TYP 79 UNIT pF 5 SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER www.ti.com SCLS691 – AUGUST 2005 PARAMETER MEASUREMENT INFORMATION VCC From Output Under Test Test Point RL = 1 kΩ From Output Under Test CL (see Note A) S1 Open TEST GND CL (see Note A) LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open Drain Open VCC GND VCC LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS 3V 1.5 V Timing Input 0V tw 3V 1.5 V Input 1.5 V th tsu 3V 1.5 V Data Input 1.5 V 0V 0V VOLTAGE WAVEFORMS PULSE DURATION VOLTAGE WAVEFORMS SETUP AND HOLD TIMES 3V 1.5 V Input 1.5 V 0V tPLH tPHL VOH In-Phase Output 50% VCC tPHL Out-of-Phase Output 50% VCC VOL Output Waveform 1 S1 at VCC (see Note B) VOH 50% VCC VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS 1.5 V 1.5 V 0V tPZL tPLZ ≈VCC 50% VCC tPZH tPLH 50% VCC 3V Output Control Output Waveform 2 S1 at GND (see Note B) VOL + 0.3 V VOL tPHZ 50% VCC VOH − 0.3 V VOH ≈0 V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns. D. The outputs are measured one at a time, with one input transition per measurement. E. tPLZ and tPHZ are the same as tdis. F. tPZL and tPZH are the same as ten. G. tPHL and tPLH are the same as tpd. H. All parameters and waveforms are not applicable to all devices. Figure 1. Load Circuits and Voltage Waveforms 6 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) SN74LV138ATD ACTIVE SOIC D 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT SN74LV138ATDBR ACTIVE SSOP DB 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT SN74LV138ATDGVR ACTIVE TVSOP DGV 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT SN74LV138ATDR ACTIVE SOIC D 16 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT SN74LV138ATPW ACTIVE TSSOP PW 16 90 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT SN74LV138ATPWR ACTIVE TSSOP PW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT SN74LV138ATPWT ACTIVE TSSOP PW 16 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT SN74LV138ATRGYR ACTIVE VQFN RGY 16 3000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 VV138 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
SN74LV138ATDR 价格&库存

很抱歉,暂时无法提供与“SN74LV138ATDR”相匹配的价格&库存,您可以联系我们找货

免费人工找货
SN74LV138ATDR
  •  国内价格 香港价格
  • 1+4.874501+0.62080
  • 10+3.9183010+0.49900
  • 100+2.91540100+0.37130
  • 500+2.47230500+0.31490
  • 1000+1.900801000+0.24210
  • 2500+1.621002500+0.20650
  • 10000+1.4810010000+0.18860
  • 25000+1.4111025000+0.17970
  • 50000+1.3994050000+0.17820

库存:0