Product
Folder
Order
Now
Technical
Documents
Support &
Community
Tools &
Software
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
SN74LVC2G53 Single-Pole Double-Throw (SPDT) Analog Switch
2:1 Analog Multiplexer/Demultiplexer
1 Features
3 Description
•
This single 2:1 analog multiplexer/demultiplexer is
designed for 1.65-V to 5.5-V VCC operation.
Available in the Texas Instruments
NanoFree™ Package
1.65-V to 5.5-V VCC Operation
High On-Off Output Voltage Ratio
High Degree of Linearity
High Speed, Typically 0.5 ns (VCC = 3 V,
CL = 50 pF)
Low ON-State Resistance, Typically 6.5 Ω
(VCC = 4.5 V)
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
1
•
•
•
•
•
•
The SN74LVC2G53 device can handle both analog
and digital signals. This device permits signals with
amplitudes of up to 5.5 V (peak) to be transmitted in
either direction.
NanoFree package technology is a major
breakthrough in IC packaging concepts, using the die
as the package.
Applications include signal gating, chopping,
modulation or demodulation (modem), and signal
multiplexing for analog-to-digital and digital-to-analog
conversion systems.
2 Applications
•
•
•
•
•
Device Information(1)
Wireless Devices
Audio and Video Signal Routing
Portable Computing
Wearable Devices
Signal Gating, Chopping, Modulation or
Demodulation (Modem)
Signal Multiplexing for Analog-to-Digital and
Digital-to-Analog Conversion Systems
•
PART NUMBER
SN74LVC2G53DCT
SN74LVC2G53DCU VSSOP (8)
2.30 mm × 2.00 mm
SN74LVC2G53YZP
1.91 mm × 0.91 mm
DSBGA (8)
Logic Diagram, Each Switch (SW)
5
SW
SW
INH
BODY SIZE (NOM)
2.95 mm × 2.80 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Logic Diagram
A
PACKAGE
SM8 (8)
7
Y1
6
1
2
NOTE: For simplicity, the test conditions shown in
Figure 1 through Figure 4 and Figure 6
through Figure 10 are for the demultiplexer
configuration. Signals can be passed from
COM to Y1 (Y2) or from Y1 (Y2) to COM.
Y2
COM
COM
Y
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6.9
4
4
4
5
5
6
6
7
8
Absolute Maximum Ratings .....................................
ESD Ratings..............................................................
Recommended Operating Conditions ......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Switching Characteristics .........................................
Analog Switch Characteristics ..................................
Operating Characteristics..........................................
Typical Characteristics ..............................................
Parameter Measurement Information .................. 9
Detailed Description ............................................ 15
8.1 Overview ................................................................. 15
8.2 Functional Block Diagram ....................................... 15
8.3 Feature Description................................................. 15
8.4 Device Functional Modes........................................ 15
9
Application and Implementation ........................ 16
9.1 Application Information............................................ 16
9.2 Typical Application ................................................. 16
10 Power Supply Recommendations ..................... 17
11 Layout................................................................... 18
11.1 Layout Guidelines ................................................. 18
11.2 Layout Example .................................................... 18
12 Device and Documentation Support ................. 19
12.1
12.2
12.3
12.4
12.5
12.6
Documentation Support ........................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
19
19
19
19
19
19
13 Mechanical, Packaging, and Orderable
Information ........................................................... 19
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision P (October 2016) to Revision Q
•
Page
Changed the Thermal Information table ................................................................................................................................. 5
Changes from Revision O (December 2015) to Revision P
Page
•
Added DSBGA package in Pin Functions table ..................................................................................................................... 3
•
Added Receiving Notification of Documentation Updates section ...................................................................................... 19
Changes from Revision N (January 2014) to Revision O
Page
•
Added Applications section, Device Information table, ESD Ratings table, Thermal Information table, Feature
Description section, Device Functional Modes, Application and Implementation section, Power Supply
Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,
Packaging, and Orderable Information section. .................................................................................................................... 1
•
Moved Tstg to Absolute Maximum Ratings table..................................................................................................................... 4
2
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
SN74LVC2G53
www.ti.com
SCES324Q – JULY 2001 – REVISED JANUARY 2019
5 Pin Configuration and Functions
DCT Package
8-Pin SM8
Top View
DCU Package
8-Pin VSSOP
Top View
COM
1
8
VCC
INH
2
7
Y1
GND
3
6
Y2
GND
4
5
A
COM
1
8
VCC
INH
2
7
Y1
GND
3
6
Y2
GND
4
5
A
Not to scale
Not to scale
YZP Package
8-Pin DSBGA
Bottom View
1
2
D
GND
A
C
GND
Y2
B
INH
Y1
A
COM
VCC
Not to scale
See Mechanical, Packaging, and Orderable Information for dimensions.
Pin Functions
PIN
NAME
I/O
DESCRIPTION
SM8, VSSOP
DSBGA
A
5
D2
I
COM
1
A1
I/O
Bidirectional signal to be switched
GND
3
C1
—
Ground pin
GND
4
D1
—
Ground pin
INH
2
B1
I
VCC
8
A2
—
Power pin
Y2
6
C2
I/O
Bidirectional signal to be switched
Y1
7
B2
I/O
Bidirectional signal to be switched
Controls the switch
Enables or disables the switch
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
3
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
VCC
MIN
MAX
UNIT
Supply voltage (2)
–0.5
6.5
V
(2) (3)
–0.5
6.5
V
–0.5
VCC + 0.5
V
VI
Input voltage
VI/O
Switch I/O voltage (2) (3) (4)
IIK
Control input clamp current
VI < 0
–50
mA
II/OK
I/O port diode current
VI/O < 0 or VI/O > VCC
±50
mA
IT
ON-state switch current
VI/O = 0 to VCC
±50
mA
±100
mA
150
°C
150
°C
Continuous current through VCC or GND
TJ
Junction temperature
Tstg
Storage temperature
(1)
(2)
(3)
(4)
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltages are with respect to ground, unless otherwise specified.
The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
This value is limited to 5.5 V maximum.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic
discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001
(1)
UNIT
±2000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
V
±1000
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
See note (1).
VCC
Supply voltage
VI/O
I/O port voltage
VCC = 1.65 V to 1.95 V
VIH
High-level input voltage, control input
MIN
MAX
1.65
5.5
V
0
VCC
V
VCC × 0.65
VCC = 2.3 V to 2.7 V
VCC × 0.7
VCC = 3 V to 3.6 V
VCC × 0.7
VCC = 4.5 V to 5.5 V
VCC × 0.7
VCC = 1.65 V to 1.95 V
VIL
Low-level input voltage, control input
VI
Control input voltage
TA
(1)
4
Input transition rise and fall time
V
VCC × 0.35
VCC = 2.3 V to 2.7 V
VCC × 0.3
VCC = 3 V to 3.6 V
VCC × 0.3
VCC = 4.5 V to 5.5 V
Δt/Δv
V
VCC × 0.3
0
5.5
VCC = 1.65 V to 1.95 V
20
VCC = 2.3 V to 2.7 V
20
VCC = 3 V to 3.6 V
10
VCC = 4.5 V to 5.5 V
10
Operating free-air temperature
UNIT
–40
V
ns/V
85
°C
All unused inputs of the device must be held at VCC or GND to ensure proper device operation. See Implications of Slow or Floating
CMOS Inputs, SCBA004.
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
SN74LVC2G53
www.ti.com
SCES324Q – JULY 2001 – REVISED JANUARY 2019
6.4 Thermal Information
SN74LVC2G53
THERMAL METRIC (1)
DCT (SM8)
DCU (VSSOP) YZP (DSBGA)
UNIT
8 PINS
8 PINS
8 PINS
Junction-to-ambient thermal resistance (2)
185.9
288.9
98.3
°C/W
RθJC(top) Junction-to-case (top) thermal resistance
116.3
99.6
1.1
°C/W
RθJB
Junction-to-board thermal resistance
98.4
207.3
27.6
°C/W
ψJT
Junction-to-top characterization parameter
41.6
22.4
0.6
°C/W
ψJB
Junction-to-board characterization parameter
97.3
205.7
27.4
°C/W
RθJA
(1)
(2)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
The package thermal impedance is calculated in accordance with JESD 51-7.
6.5 Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
ron
TEST CONDITIONS
VI = VCC or GND,
VINH = VIL
(see Figure 2
and Figure 1)
ON-state switch resistance
ron(p)
VI = VCC to GND,
VINH = VIL
(see Figure 2
and Figure 1)
Peak ON-state resistance
VCC
MIN TYP (1)
MAX
13
30
IS = 4 mA
1.65 V
IS = 8 mA
2.3 V
10
20
IS = 24 mA
3V
8.5
17
IS = 32 mA
4.5 V
6.5
13
IS = 4 mA
1.65 V
86.5
120
IS = 8 mA
2.3 V
23
30
IS = 24 mA
3V
13
20
IS = 32 mA
4.5 V
8
15
IS = 4 mA
1.65 V
7
IS = 8 mA
2.3 V
5
IS = 24 mA
3V
3
IS = 32 mA
4.5 V
UNIT
Ω
Ω
Difference of ON-state resistance
between switches
VI = VCC to GND,
VC = VIH
(see Figure 2
and Figure 1)
IS(off)
OFF-state switch leakage current
VI = VCC and VO = GND or
VI = GND and VO = VCC,
VINH = VIH (see Figure 3)
5.5 V
IS(on)
ON-state switch leakage current
VI = VCC or GND, VINH = VIL,
VO = Open (see Figure 4)
5.5 V
II
Control input current
VC = VCC or GND
5.5 V
ICC
Supply current
VC = VCC or GND
5.5 V
1
μA
ΔICC
Supply-current change
VC = VCC – 0.6 V
5.5 V
500
μA
Cic
Control input capacitance
Cio(off)
Switch input/output
capacitance
Cio(on)
Switch input/output capacitance
Δron
(1)
5V
COM
2
±1
5V
Y
Ω
5V
±0.1 (1)
±1
±0.1 (1)
±1
±0.1 (1)
3.5
6.5
10
19.5
μA
μA
μA
pF
pF
pF
TA = 25°C
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
5
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
www.ti.com
6.6 Switching Characteristics
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)
PARAMETER
tpd (1)
FROM
(INPUT)
COM or Y
TO
(OUTPUT)
Y or COM
VCC
MIN
VCC = 1.8 V ± 0.15 V
2
VCC = 2.5 V ± 0.2 V
1.2
VCC = 3.3 V ± 0.3 V
0.8
VCC = 5 V ± 0.5 V
ten (2)
INH
tdis (3)
COM or Y
INH
ten (2)
COM or Y
A
tdis (3)
COM or Y
A
COM or Y
(2)
(3)
UNIT
ns
0.6
VCC = 1.8 V ± 0.15 V
3.3
9
VCC = 2.5 V ± 0.2 V
2.5
6.1
VCC = 3.3 V ± 0.3 V
2.2
5.4
VCC = 5 V ± 0.5 V
1.8
4.5
VCC = 1.8 V ± 0.15 V
3.2
10.9
VCC = 2.5 V ± 0.2 V
2.3
8.3
VCC = 3.3 V ± 0.3 V
2.3
8.1
VCC = 5 V ± 0.5 V
1.6
8
VCC = 1.8 V ± 0.15 V
2.9
10.3
VCC = 2.5 V ± 0.2 V
2.1
7.2
VCC = 3.3 V ± 0.3 V
1.9
5.8
VCC = 5 V ± 0.5 V
1.3
5.4
VCC = 1.8 V ± 0.15 V
2.1
2.1
VCC = 2.5 V ± 0.2 V
1.4
7.9
VCC = 3.3 V ± 0.3 V
1.1
7.2
1
5
VCC = 5 V ± 0.5 V
(1)
MAX
ns
ns
ns
ns
tPLH and tPHL are the same as tpd. The propagation delay is the calculated RC time constant of the typical on-state resistance of the
switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
tPZL and tPZH are the same as ten.
tPLZ and tPHZ are the same as tdis.
6.7 Analog Switch Characteristics
TA = 25°C
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
TEST CONDITIONS
CL = 50 pF, RL = 600 Ω,
fin = sine wave
(see Figure 6)
Frequency response
(switch on)
COM or Y
Y or COM
CL = 5 pF, RL = 50 Ω,
fin = sine wave
(see Figure 6)
CL = 50 pF, RL = 600 Ω,
fin = 1 MHz (sine wave)
(see Figure 7)
(1)
Crosstalk
(between switches)
COM or Y
Y or COM
CL = 5 pF, RL = 50 Ω,
fin = 1 MHz (sine wave)
(see Figure 7)
(1)
6
VCC
TYP
1.65 V
35
2.3 V
120
3V
190
4.5 V
215
1.65 V
>300
2.3 V
>300
3V
>300
4.5 V
>300
1.65 V
–58
2.3 V
–58
3V
–58
4.5 V
–58
1.65 V
–42
2.3 V
–42
3V
–42
4.5 V
–42
UNIT
MHz
dB
Adjust fin voltage to obtain 0 dBm at input.
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
SN74LVC2G53
www.ti.com
SCES324Q – JULY 2001 – REVISED JANUARY 2019
Analog Switch Characteristics (continued)
TA = 25°C
PARAMETER
Crosstalk
(control input to signal output)
FROM
(INPUT)
INH
TO
(OUTPUT)
TEST CONDITIONS
COM or Y
CL = 50 pF, RL = 600 Ω,
fin = 1 MHz (square wave)
(see Figure 8)
CL = 50 pF, RL = 600 Ω,
fin = 1 MHz (sine wave)
(see Figure 9)
Feedthrough attenuation
(switch off)
COM or Y
Y or COM
CL = 5 pF, RL = 50 Ω,
fin = 1 MHz (sine wave)
(see Figure 9)
CL = 50 pF, RL = 10 kΩ,
fin = 1 kHz (sine wave)
(see Figure 10)
Sine-wave distortion
COM or Y
Y or COM
CL = 50 pF, RL = 10 kΩ,
fin = 10 kHz (sine wave)
(see Figure 10)
VCC
TYP
1.65 V
35
2.3 V
50
3V
70
4.5 V
100
1.65 V
–60
2.3 V
–60
3V
–60
4.5 V
–60
1.65 V
–50
2.3 V
–50
3V
–50
4.5 V
–50
1.65 V
0.1%
2.3 V
0.025%
3V
0.015%
4.5 V
0.01%
1.65 V
0.15%
2.3 V
0.025%
3V
0.015%
4.5 V
0.01%
UNIT
mV
dB
6.8 Operating Characteristics
TA = 25°C
PARAMETER
Cpd
Power dissipation capacitance
TEST CONDITIONS
CL = 50 pF, f = 10 MHz
VCC
TYP
VCC = 1.8 V
9
VCC = 2.5 V
10
VCC = 3.3 V
10
VCC = 5 V
12
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
UNIT
pF
7
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
www.ti.com
6.9 Typical Characteristics
100
VCC = 1.65 V
r on - Ω
VCC = 2.3 V
VCC = 3.0 V
10
1
0.0
VCC = 4.5 V
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
VI - V
Figure 1. Typical ron as a Function of Input Voltage (VI) for VI = 0 to VCC
8
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
SN74LVC2G53
www.ti.com
SCES324Q – JULY 2001 – REVISED JANUARY 2019
7 Parameter Measurement Information
VCC
VCC
A
VIL or VIH
VA
VIL
INH
Y1
VA
1
VIL
2
VIH
1
S
VINH
VO
COM
VI = VCC or GND
S
Y2
(On)
2
GND
IS
r on +
V
VI * VO
W
IS
VI - VO
Figure 2. ON-State Resistance Test Circuit
VCC
A
VIL or VIH
VA
VIH
VI
VCC
A
INH
Y1
S
VA
1
VIL
2
VIH
1
S
VINH
VO
COM
Y2
(Off)
2
GND
Condition 1: VI = GND, VO = VCC
Condition 2: VI = VCC, VO = GND
Figure 3. OFF-State Switch Leakage-Current Test Circuit
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
9
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
www.ti.com
Parameter Measurement Information (continued)
VCC
VA
INH
VIL
VI
VCC
A
VIL or VIH
Y1
VA
1
VIL
2
VIH
1
S
VINH
A
S
VO
COM
Y2
2
VO = Open
VI = VCC or GND
(On)
GND
Figure 4. ON-State Switch Leakage-Current Test Circuit
10
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
SN74LVC2G53
www.ti.com
SCES324Q – JULY 2001 – REVISED JANUARY 2019
Parameter Measurement Information (continued)
RL
From Output
Under Test
CL
(see Note A)
VLOAD
S1
Open
TEST
GND
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
RL
S1
Open
VLOAD
GND
LOAD CIRCUIT
INPUTS
VCC
1.8 V ± 0.15 V
2.5 V ± 0.2 V
3.3 V ± 0.3 V
5 V ± 0.5 V
VI
tr/tf
VCC
VCC
VCC
VCC
£2 ns
£2 ns
£2.5 ns
£2.5 ns
VM
VLOAD
CL
RL
VD
VCC/2
VCC/2
VCC/2
VCC/2
2 ´ VCC
2 ´ VCC
2 ´ VCC
2 ´ VCC
30 pF
30 pF
50 pF
50 pF
1kW
500 W
500 W
500 W
0.15 V
0.15 V
0.3 V
0.3 V
VI
Timing Input
VM
0V
tw
tsu
VI
Input
VM
VM
th
VI
Data Input
VM
VM
0V
0V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATION
VI
VM
Input
VM
0V
tPLH
tPHL
VOH
VM
Output
VM
VOL
tPHL
Output
Waveform 1
S1 at VLOAD
(see Note B)
tPLH
VM
VM
VM
0V
tPZL
tPLZ
VLOAD/2
VM
TPZH
VOH
Output
VI
Output
Control
VM
VOL
VOL
tPHZ
Output
Waveform 2
S1 at GND
(see Note B)
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOL + VD
VM
VOH - VD
VOH
»0 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR £ 10 Mhz, ZO = 50 W
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.
Figure 5. Load Circuit and Voltage Waveforms
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
11
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
www.ti.com
Parameter Measurement Information (continued)
VCC
VIL or VIH
VIL
0.1 µF
VCC
A
VA
INH
Y1
S
VA
1
VIL
2
VIH
1
S
VINH
VO
COM
Y2
2
RL
fin
(On)
50 Ω
CL
GND
VCC/2
RL/CL: 600 Ω/50 pF
RL/CL: 50 Ω/5 pF
Figure 6. Frequency Response (Switch On)
VIL or VIH
A
VCC
VA
TEST CONDITION
VIL
20log10(VO2/VI)
VCC
VIH
20log10(VO1/VI)
VA
Y1
VIL
0.1 µF
INH
VO1
RL
600 Ω
VINH
CL
50 pF
COM
VCC/2
Rin
600 Ω
fin
50 Ω
Y2
VO2
GND
RL
600 Ω
CL
50 pF
VCC/2
Figure 7. Crosstalk (Between Switches)
12
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
SN74LVC2G53
www.ti.com
SCES324Q – JULY 2001 – REVISED JANUARY 2019
Parameter Measurement Information (continued)
VCC
VCC
A
VIL or VIH
VA
INH
Y1
S
VA
1
VIL
2
VIH
1
S
VINH
VO
Y2
50 Ω
COM
(On)
2
RL
600 Ω
CL
50 pF
GND
VCC/2
Rin
600 Ω
VCC/2
Figure 8. Crosstalk (Control Input, Switch Output)
VCC
VCC
A
VIL or VIH
S
VA
1
VIL
2
VIH
VA
INH
VIL
Y1
1
S
VINH
0.1 µF
VO
COM
Y2
2
RL
fin
50 Ω
RL
(Off)
CL
GND
VCC/2
RL/CL: 600 Ω/50 pF
RL/CL: 50 Ω/5 pF
VCC/2
Figure 9. Feedthrough (Switch Off)
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
13
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
www.ti.com
Parameter Measurement Information (continued)
VCC
VCC
A
VIL or VIH
VA
VIL
10 µF
INH
Y1
1
VIL
2
VIH
10 µF
S
VO
Y2
(On)
600 Ω
VA
1
VINH
COM
fin
S
2
RL
10 kΩ
CL
50 pF
GND
VCC/2
VCC = 1.65 V, VI = 1.4 VP-P
VCC = 2.30 V, VI = 2.0 VP-P
VCC = 3.00 V, VI = 2.5 VP-P
VCC = 4.50 V, VI = 4.0 VP-P
Figure 10. Sine-Wave Distortion
14
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
SN74LVC2G53
www.ti.com
SCES324Q – JULY 2001 – REVISED JANUARY 2019
8 Detailed Description
8.1 Overview
This dual analog multiplexer/demultiplexer is designed for 1.65-V to 5.5-V VCC operation.
The SN74LVC2G53 device can handle both analog and digital signals. This device permits signals with
amplitudes of up to 5.5 V (peak) to be transmitted in either direction.
8.2 Functional Block Diagram
A
5
7
SW
Y1
6
SW
INH
1
2
Y2
COM
NOTE: For simplicity, the test conditions shown in Figure 1 through Figure 4 and Figure 6 through Figure 10 are for the
demultiplexer configuration. Signals can be passed from COM to Y1 (Y2) or from Y1 (Y2) to COM.
Figure 11. Logic Diagram
COM
Y
Figure 12. Logic Diagram, Each Switch (SW)
8.3 Feature Description
A high-level voltage applied to INH disables the switches. When INH is low, signals can pass from A to Y or Y to
A. Low ON-resistance of 6.5 Ω at 4.5-V VCC is ideal for analog signal conditioning systems. The control signals
can accept voltages up to 5.5 V without VCC connected in the system. Combination of lower tpd of 0.8 ns at 3.3 V
and low enable and disable time make this part suitable for high-speed signal switching applications.
8.4 Device Functional Modes
Table 1 lists the functional modes of the SN74LVC2G53.
Table 1. Function Table
CONTROL
INPUTS
INH
A
ON
CHANNEL
L
L
Y1
L
H
Y2
H
X
None
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
15
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The SN74LVC2G53 can be used in any situation where an SPDT switch is required in an application. This switch
helps to select one of two signals of which signals can be either digital or analog.
9.2 Typical Application
INH
A
Device 1
Microcontroller
Device 2
SN74LVC2G53
Figure 13. Typical Application Schematic
9.2.1 Design Requirements
The SN74LVC2G53 allows on/off control of analog and digital signals with a digital control signal. All input
signals should remain between 0 V and VCC for optimal operation.
9.2.2 Detailed Design Procedure
1. Recommended Input Conditions:
– For rise time and fall time specifications, see Δt/Δv in the Recommended Operating Conditions table.
– For specified high and low levels, see VIH and VIL in the Recommended Operating Conditions table.
– Inputs and outputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid VCC.
2. Recommended Output Conditions:
– Load currents should not exceed ±50 mA.
3. Frequency Selection Criterion:
– Maximum frequency tested is 150 MHz.
– Added trace resistance or capacitance can reduce maximum frequency capability; use layout practices as
directed in Layout.
16
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
SN74LVC2G53
www.ti.com
SCES324Q – JULY 2001 – REVISED JANUARY 2019
Typical Application (continued)
9.2.3 Application Curve
2.5
2
max
tpd 1.5
(ns)
1
0.5
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
Vcc(V)
Figure 14. tpd vs VCC
10 Power Supply Recommendations
The power supply can be any voltage between the minimum and maximum supply voltage rating located in the
Absolute Maximum Ratings .
Each VCC terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single
supply, a 0.1-μF bypass capacitor is recommended. If there are multiple pins labeled VCC, then a 0.01-μF or
0.022-μF capacitor is recommended for each VCC because the VCC pins will be tied together internally. For
devices with dual-supply pins operating at different voltages, for example VCC and VDD, a 0.1-µF bypass
capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject
different frequencies of noise. 0.1-μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor
should be installed as close to the power terminal as possible for best results.
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
17
SN74LVC2G53
SCES324Q – JULY 2001 – REVISED JANUARY 2019
www.ti.com
11 Layout
11.1 Layout Guidelines
Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own
discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the
change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This
upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the
trace — resulting in the reflection.
NOTE
Not all PCB traces can be straight, and so they will have to turn corners. Figure 15 shows
progressively better techniques of rounding corners. Only the last example maintains
constant trace width and minimizes reflections.
11.2 Layout Example
BETTER
BEST
2W
WORST
1W min.
W
Figure 15. Trace Example
18
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
SN74LVC2G53
www.ti.com
SCES324Q – JULY 2001 – REVISED JANUARY 2019
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation, see the following:
Implications of Slow or Floating CMOS Inputs, SCBA004
12.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
12.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.4 Trademarks
NanoFree, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2001–2019, Texas Instruments Incorporated
Product Folder Links: SN74LVC2G53
19
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
SN74LVC2G53DCT3
ACTIVE
SM8
DCT
8
3000
RoHS &
Non-Green
SNBI
Level-1-260C-UNLIM
-40 to 85
C53
Z
SN74LVC2G53DCTR
ACTIVE
SM8
DCT
8
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
C53
Z
SN74LVC2G53DCTRG4
ACTIVE
SM8
DCT
8
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
C53
Z
SN74LVC2G53DCUR
ACTIVE
VSSOP
DCU
8
3000
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 85
(53, C53Q, C53R)
CZ
SN74LVC2G53DCURG4
ACTIVE
VSSOP
DCU
8
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
C53R
SN74LVC2G53DCUT
ACTIVE
VSSOP
DCU
8
250
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 85
(53, C53Q, C53R)
CZ
SN74LVC2G53DCUTG4
ACTIVE
VSSOP
DCU
8
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
SN74LVC2G53YZPR
ACTIVE
DSBGA
YZP
8
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
C53R
-40 to 85
C4N
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
