SLVS405 − OCTOBER 2001
FEATURES
D Four Independent 100-mA Channels
D
D
D
D
D
D
DESCRIPTION
Programmable Over 4-Wire Serial Port
Converter Regulation Range:
7.5 V to 13.1 V in 400-mV Steps, Plus
Unregulated Pass-Through Mode to Shunt VIN
to any Output
Internally Compensated PWM Controller and
Integrated PMOS Power Switches
Global and Per Channel Status Available
Through Serial Port
External Synchronization of PWM With
System Clock
Per Channel Current Limit and Global Thermal
Shutdown
−40°C to 85°C Ambient Temperature Range
APPLICATIONS
D ADSL Central Office Line Drivers
D Software Line Card Provisioning
The TPS54900 four-channel step-down converter uses
voltage mode PWM control to provide four
independently programmable output voltages. Each
regulated channel includes a high-side PMOSFET
switch with a typical rDS(ON) of 0.8 Ω, which makes it
suitable for high efficiency, low current applications.
Commands sent to the TPS54900 over the four-wire
serial port programs the outputs independently or
globally to supply voltages from 7.5 V to 13.1 V in 0.4-V
increments. When the input voltage is desired at an
output, a bypass mode can be activated which fully
enhances the PMOSFET switch and disables the
switching circuitry of the selected channel.
The TPS54900 is an ideal companion device to power
THS7102 ADSL line drivers as a part of the AC5 central
office ADSL chipset. With the AC5 chipset controlling
the TPS54900 output voltages, significant power
savings are realized by reducing the excess supply
headroom on a per line basis.
EFFICIENCY
vs
DRIVER SUPPLY VOLTAGE
TSSOP (PW) PACKAGE
(TOP VIEW)
100
100
80
Efficiency (%)
90
60
80
Driver Current
40
70
20
60
LX0
LX1
GND
SFS
SDI
EN
FB0
FB1
Driver Supply Current − mA
Efficiency
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
LX3
LX2
VIN
SDO
SCLK
CBS
FB3
FB2
0
7
9
11
13
15
Driver Supply Voltage − V
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
!"# $ %& ' # "$ (&)*%"# +"#',
+&%#$ % ! # $('% %"# $ (' #-' #' !$ '."$ $# &!' #$
$#" +" + /" " #0, +&%# ( %'$$ 1 + '$ # '%'$$" *0 %*&+'
#'$# 1 "** (" "!'#' $,
Copyright 2001, Texas Instruments Incorporated
www.ti.com
1
SLVS405 − OCTOBER 2001
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage range‡, VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 18 V
Input voltage range‡, EN, CBS, FB0, FB1, FB2, FB3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to VIN + 0.3 V
Input voltage range‡, SCLK, SDI, SFS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 5 V
Output voltage range‡, LX0, LX1, LX2, LX3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to VIN + 0.3 V
Output voltage range‡, SDO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 5 V
Continuous power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Operating junction temperature, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 125°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 150°C
Lead soldering temperature, 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
‡ All voltages values are with respect to device GND terminal.
DISSIPATION RATING TABLE−FREE-AIR TEMPERATURES§
PACKAGE
AIR FLOW
(CFM)
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 85°C
POWER RATING
0
500 mW
5 mW/°C
275 mW
200 mW
PW
§ Low-K PWB
recommended operating conditions (unless otherwise noted)
MIN
Supply voltage, VIN
14.25
Output current, LX0, LX1, LX2, LX3
NOM
MAX
15
16
20
Synchronized PWM frequency (see Note 1)
100
552
Inductor
200
Output capacitor
225
UNITS
V
mA
kHz
µH
250
µF
10
Operating junction temperature, TJ
−40
°C
125
NOTE 1: Synchronized PWM frequency equal to one eighth of SCLK frequency.
electrical characteristics over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
EN > VIH, all outputs software disabled
1.7
2.16
mA
EN pin < VIL
0.7
1
mA
SUPPLY CURRENT
I(qq)
I(q)
VI disable current
VI quiescent current
CUMULATIVE REGULATION
Voltage codes 12.3 V, 12.7 V, 13.1 V
Regulation accuracy
Voltage codes < 12.3 V
−2%
2%
−2.5%
2.5%
OSCILLATOR
f(osc)
f(sync)
Free-run frequency
Sync frequency range
Phase stagger count
350
f(sync) = SCLK / 8
Phase difference after initialization command
(see Note 2)
450
550
550
kHz
750
kHz
4
SCLK
UVLO
V(UVLO)
Vhys(UVLO)
Undervoltage lockout threshold
UVLO hysteresis
1.3
NOTE 2: Ensured by design
2
www.ti.com
13
13.5
V
1.45
1.6
V
SLVS405 − OCTOBER 2001
electrical characteristics over recommended operating conditions (unless otherwise noted)
(continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ENABLE
Enable threshold
2.0
V
Disable threshold
Bypass threshold
Relative to VIN
−1.4
0.8
V
−0.5
V
CBS
Logic high threshold
2.0
V
Logic low threshold
0.8
V
750
mA
360
ms
1.4
Ω
OVERCURRENT LIMIT
Channel settled after change of voltage code or EN
asserted
250
t(OCL)
OCL hiccup time
PMOS FET SWITCH
f(sync) = 552 kHz (see Note 2)
170
rDS(on)
Id = 0.1A
I(th−OCL)
OCL trip threshold
ON resistance
450
0.8
TRANSITION TIME
td(EN)
Enable delay time
7.5 < VO < 15, time from EN > VIH to
Channel status word = 00H
9
ms
tTLH
Low−high transition time, VO
Command from 7.5 V to bypass,
VIN = 15.0 V
4
ms
tTHL
High−low transition time, VO
Command from bypass to 7.5 V,
175 Ω load with VIN = 15.0 V
4
ms
150
°C
10
°C
THERMAL SHUTDOWN
T(OTP)
T(hys)
Over temperature trip point, TJ
Junction temperature exceeds T(OTP)
Hysteresis temperature
SERIAL PORT
tsu
th
Setup time, SDIN, SFS
Inputs valid before SCLK falling edge (see Note 2)
Hold time, SDIN, SFS
Inputs held after SCLK falling edge (see Note 2)
20
5
ns
tc(SFS)
VOL(SDO)
Cycle time, SFS
minimum time between commands (see Note 2)
18
SCLK
Output low, SDO
td(SCLK)
Ilkg
Delay time, SDO
I(sink SDO) = 0.5 mA (see Note 2)
SCLK rising to SDO valid (see Note 2)
Off-state leakage current, SDO
SDO = 3.3 V (see Note 2)
VIL
VIH
Input low voltage
See Note 2
Input high voltage
See Note 2
0
−1
2.3
ns
0.4
V
15
ns
1
µA
0.7
V
V
NOTE 2: Ensured by design
www.ti.com
3
SLVS405 − OCTOBER 2001
Terminal Functions
TERMINAL
NAME
NO.
PIN DESCRIPTION
FUNCTIONAL DESCRIPTION
LX0
1
Channel 0 switch output
LX1
2
Channel 1 switch output
GND
3
Ground
Power and Analog Ground
SFS
4
Frame sync input
Read/write frame start strobe
SDI
5
Serial data in
8 bit address/16−bit data word command input
EN
6
Enable
EN < VIL: Disable all channels,
EN > VIH: Enable activates outputs (see text)
FB0
7
Channel 0 feedback input
FB1
8
Channel 1 feedback input
FB2
9
Channel 2 feedback input
FB3
10
Channel 3 feedback input
CBS
11
Channel bank select
Assigns internal channels to respond to serial address bit ADR2 = 0 when CBS < VIL,
or to ADR2 = 1 when CBS > VIH
SCLK
12
Serial clock input
Serial clock/synchronization signal
SDO
13
Serial data out
Status data output signal, open drain
VIN
14
Input supply voltage
Chip supply and channel 0−3 switch input
LX2
15
Channel 2 switch output
LX3
16
Channel 3 switch output
Output to inductor and catch diode
Feedback from L−C filter output
Output to inductor and catch diode
functional block diagram
ILIM
VIN
LX0
Bias
UVLO
Thermal
Shutdown
Shutdown
FB0
DACV0
EN
ILIM
LX1
PWM Ramp
Reset
GND
Bandgap
Reference
Oscillator,
Clock & Ramp
Generator
DACV1
PWM
Control
CBS
SFS
SCLK
SDI
Serial
Command
Interface
FB1
ILIM
LX2
Programming
Registers
FB2
ST
DACs
DACV2
ILIM
SDO
LX3
Output Status
DACV3
DACV2
DACV1
DACV0
FB3
DACV3
4
www.ti.com
SLVS405 − OCTOBER 2001
detailed description
reference system/voltage divider and multiplexer
The reference system consists of a band-gap circuit, four digital to analog converter outputs (DACs), and
smoothing filters. The reference system provides independent set-point voltages to the PWM control loops of
each channel, and are programmed via the 4-wire serial port. Output control of the regulators is provided in 15
steps with 400-mV resolution over a range of 7.5 V to 13.1 V. The DACs can also be programmed to force the
PMOSFETs into the fully on pass-through or bypass mode to pass the input voltage to any output.
UVLO circuit and power-up state
The undervoltage lockout (UVLO) circuit controls device operation when the input voltage is below the UVLO
threshold such as during power up or power down. Hysteresis built in to the UVLO detection circuit reduces
sensitivity to noise and ripple on the power supply inputs to the TPS54900. Prior to reaching the UVLO threshold,
the ramp oscillator is disabled so that no switching occurs in the TPS54900, the PMOS transistors are forced
into the off-state, and the registers and DACs are reset. Once the UVLO threshold is reached, the soft-start
sequence begins. If the input voltage falls below the UVLO threshold after the device is programmed and
operating, all four outputs are disabled, the DACs are set to zero volts, and the programming registers are reset.
Subsequently returning VIN above the UVLO threshold requires reinitialization of the phase stagger and
channel voltage programming
soft-start sequence and voltage transitioning
When the supply voltage exceeds the UVLO threshold, the TPS54900 is ready to be programmed via the serial
interface. As each channel is programmed and enabled with a voltage code, the channel DACs begin stepping
the output up from zero volts to the target voltage in 200-mV increments. If the target voltage is 15 V (i.e.,
pass-through mode) the DAC continues to increment in 200-mV steps between 13.1 V and the fully on state.
When a channel is commanded to transition from one voltage level to another, the output steps up (or down)
to the new level in 200-mV increments. The period between each DAC increment is approximately 87 µs when
the SCLK frequency equals 4.416 MHz. This results in a maximum ramp-up time of 8 ms when stepping from
0 V to 15 V, and a maximum transition time between max and min regulation voltages (7.5 V, 13.1 V) of 4 ms.
The use of small step increments provides a smooth predictable ramp and prevents inadvertent tripping of the
overcurrent limit.
During this transition period, the channel status may be read via the 4-wire serial port using the read protocol.
The data returned is nonzero while channel is transitioning.
oscillator, divider and sync circuit
The TPS54900 has a free-running internal ramp oscillator that operates at a nominal frequency of 450 kHz.
When the 4.416-MHz SCLK signal is present, a synchronous divide-by-eight circuit provides a 552-kHz clock
to synchronize the PWM ramp. The start of the ramp is coincident with every eighth rising edge of SCLK. If the
TPS54900 SCLK pin is driven at a frequency lower than eight times the free-running frequency of the oscillator
(fosc), it may result in chaotic operation. Care should be taken to ensure that the minimum frequency at the SCLK
input is 4.4 MHz.
phase stagger circuit
When two TPS54900 devices are used as a pair to operate as an 8-channel unit, the PWM ramps in the two
devices can be phase staggered to reduce input ripple and bypass requirements. The initialization command
forces the PWM ramp of the device with its CBS pin tied low to be staggered by four SCLK cycles compared
to the device with its CBS pin forced to a logic high. Note that this command clears the voltage programming
in both devices and disables the outputs. Voltage programming instructions can be issued immediately following
the initialization command.
www.ti.com
5
SLVS405 − OCTOBER 2001
detailed description (continued)
enable (EN)
If the EN pin is held low when the TPS54900 is powered up, the oscillator starts and free-runs. Serial commands
to initialize the PWM clocks and program the output levels are accepted, but the outputs are held off and do not
begin regulating until the EN pin is pulled above VIH.
If the TPS54900 is first programmed with outputs enabled and then EN is pulled LOW, all outputs are shut off
and all DACs are reset. The EN pin does not affect the oscillator, which continues to run and maintain PWM
phase stagger. The previously programmed channel voltages are also maintained in the registers. If EN is pulled
above VIH, the TPS54900 channels start up through the soft-start sequence and reach regulation at the
previously programmed target voltages.
Bypass mode may be forced on all outputs by pulling EN above VIN – 0.5 V. When bypass mode is forced, all
four channels step up to VIN in 200-mV increments.
over current protection
During steady state operation, the overcurrent protection threshold is 250 mA minimum, 750 mA maximum,
sampled approximately 500 ns after the start of the switching cycle. When overcurrent is sensed in the
PMOSFET, the output is disabled for a hiccup time of 170 ms to 360 ms (SCLK = 4.416 MHz). In the
pass-through mode, the overcurrent detection remains active and the hiccup behavior is unchanged.
thermal shutdown
Thermal shutdown disables the controller if the junction temperature exceeds 150°C. The hysteresis is 10°C.
This shuts down off the switching circuitry and resets the soft-start circuitry. If the IC returns to normal
temperature, it restarts and returns to the programmed target voltages.
serial control interface timing diagram
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
S1
S0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
SFS
SCLK
SDI
SDO
(Read: R/W = 1)
SDO
(Write: R/W = 0)
6
R/W ADR 2 ADR 1 ADR 0
S3
S2
High−Z
High−Z
High−Z
www.ti.com
High−Z
SLVS405 − OCTOBER 2001
serial command bit assignments
SERIAL BIT
POSITION
NAME
DESCRIPTION
15
R/W
Set to logic 1 to read from TPS54900, set to logic 0 to write to TPS54900
14
ADR2
Channel bank select, compared to logic state of CBS pin to select between two TPS54900 devices used in an
8-channel configuration
13
ADR1
Internal channel select MSB, used with ADR0 to select one of four output channels
12
ADR0
Internal channel select LSB, used with ADR1 to select one of four output channels
11
S3
Device address MSB (S3 = 1 required to address TPS54900)
10
S2
Device address bit (S2 = 1 required to address TPS54900)
9
S1
Device address bit (S1 = 1 required to address TPS54900)
8
S0
Device address LSB (S0 = 1 required to address TPS54900)
7
D7
Voltage programming MSB
6
D6
Voltage programming bit
5
D5
Voltage programming bit
4
D4
Voltage programming LSB
3
D3
Channel enable/disable (D3 = 0 enables channel(s))
2
D2
Global start
1
D1
Unassigned
0
D0
Initialize counters
valid commands
WORD
DESCRIPTION
00001111 00001001
Initialize PWM clocks with phase stagger and disable all channels
0ddd1111 vvvv0100
Turn on and regulate all channels to voltage code vvvv (see voltage programming code table)
0aaa1111 vvvv0000
Turn on and regulate channel aaa to voltage code vvvv (see voltage programming code table)
0aaa1111 dddd1000
Disable channel aaa
1aaa1111 dddddddd
Read channel status from channel aaa
NOTE: aaa:
1aa:
vvvv:
d:
three bit channel address, 0aa: corresponds to CBS pin < VIL
corresponds to CBS > VIH
voltage programming code
don’t care state
voltage programming codes
VOLTAGE CODE
(D4−D7)
Figure 1
VOLTAGE CODE
(D4−D7)
OUTPUT VOLTAGE
0
7.5
8
10.7
1
7.9
9
11.1
2
8.3
A
11.5
3
8.7
B
11.9
4
9.1
C
12.3
5
9.5
D
12.7
6
9.9
E
13.1
7
10.3
F
Pass through mode
www.ti.com
7
SLVS405 − OCTOBER 2001
channel status read back codes
STATUS BYTE VALUE
(D0−D7)
00H
Non-zero
OUTPUT MEANING
Channel settled to regulation window
Channel not settled or fault condition (see Note 3)
NOTE 3: Fault conditions detected include over current fault on channel addressed and over temperature fault for device (all channels)
serial interface protocol
The serial interface uses serial clock (SCLK), serial frame sync (SFS), serial data in (SDI), bank select inputs,
and outputs device status on serial data out (SDO). SFS and SDI inputs are sampled on the falling edge of
SCLK. An SFS pulse indicates that the bus master is ready to transmit a word, and the bit and frame counters
in the TPS54900 are reset when SFS is high. The first bit (b15) of the 16-bit word is shifted in on the next falling
edge of SCLK. The first eight bits of the word are denoted as the address or command, and the last eight bits
are data. Refer to the table titled Serial Command Bit Assignments.
The command consists of three fields: the R/W bit, channel select bits ADR2−0, and for device select bits
S3−S0. The R/W bit determines whether the data portion of the word is written to the TPS54900 or read from
the TPS54900. The value in the channel select field determines which output channel is to receive programming
data. Channel select bit ADR2 is compared to the logic level on the channel bank select input. This allows two
distinct TPS54900 devices to be addressed as one logical eight-channel unit. The remaining bits ADR1, ADR0
are decoded to select one of the four on chip channels. The third part of the command is the 4-bit device select,
bits S3−S0. The TPS54900 has been assigned a device ID of F for S3−S0. This value must be used to address
TPS54900 devices.
The data field, D7−D0, is used to program output voltage levels and control TPS54900 operation.
pass through mode
The pass through mode may be used to force a channel’s PMOSFETs to remain in the fully enhanced on state.
Use of the pass through mode is desirable under several conditions. First, transmitting high peak-to-peak
voltages requires maximum headroom on the line driver supply. Second, if the load current is too small, the line
ranger circuit is required to operate in discontinuous mode. The output may ring in response to transient
conditions. Low load current conditions may occur if the line driver is idle and the quiescent current has been
reduced to conserve power. If the line must remain ready to return to normal operation, the pass through mode
is appropriate. If the line is unused or can tolerate start up delays, the channel shutdown mode should be
considered to conserve additional power.
channel shut down
A bit value of 1 in bit 3 is used to shut down the addressed channel. Shutting down an unused channel is
recommended when power savings warrant complete power down of a line driver and start-up delays in
returning to normal operation are not critical.
global program
Data bit 2 in the serial word is the global turn-on and regulate signal. It is used to program all outputs to the same
voltage and start them up at the same time.
PWM clock initialization
Data bit 0 is used to initialize the onboard clocks. The signal to initialize the clocks is ANDed with data bit 5 and
cannot be given without powering down the TPS54900 and going through a complete restart sequence.
8
www.ti.com
SLVS405 − OCTOBER 2001
status readback
The TPS54900 is designed to monitor its output state and recognize when it has settled into regulation at its
programmed value. The open drain SDO pin reports a channel in a voltage transition or error condition (Channel
Not Ready) by returning a non-zero data value. When SDO returns a value of 00h, the channel is in regulation.
Any of the following conditions cause a channel not ready status to be reported:
D
D
D
D
D
Channel disabled
PWM duty factor outside expected range (i.e. 0% or 100% PW)
Channel in overcurrent
Channel transitioning to new target value
Over-temperature shutdown (affects all four channels)
Noise immunity circuits in the fault detector introduce a delay in the reporting of the channel status. For instance,
if a command to transition to a new target voltage is issued, the output voltage may be stable up to 250 µs before
the detection circuit reports that the channel is ready. The minimum recommended status polling interval per
channel is 500 µs.
www.ti.com
9
SLVS405 − OCTOBER 2001
APPLICATION INFORMATION
eight channel application circuit schematic
TPS54900
14
15V Input
VIN
FB3
C9 C10
10
LX3 16
L4
1
3 GND
GND
L3
1
11 CBS
4 SFS
SFS
SCLK
SDI
5 SDI
SDO
13 SDO
2
OUTPUT_C
D3
C3
3
FB1
12 SCLK
C4
9
LX2 15
6 EN
OUTPUT_D
D4
3
FB2
EN
2
8
LX1 2
L2
1
2
OUTPUT_B
D2
C2
3
FB0
7
LX0 1
L1
1
2
OUTPUT_A
D1
C1
3
TPS54900
14 VIN
C11
FB3
10
LX3 16
L8
1
3 GND
12 SCLK
LX2 15
L7
1
2
C7
3
FB1
LX1 2
L6
1
2
OUTPUT_F
D6
C6
3
FB0
7
LX0 1
L5
1
2
3
10
OUTPUT_G
D7
8
5 SDI
13 SDO
C8
9
11 CBS
4 SFS
OUTPUT_H
D8
3
FB2
6 EN
2
www.ti.com
OUTPUT_E
D5
C5
SLVS405 − OCTOBER 2001
APPLICATION INFORMATION
component selection
Components were selected to maximize efficiency while maintaining acceptable area, stability, and output
noise. For instance in choosing the free wheeling diodes, both junctions in the SOT−23 package are used in
parallel to save up to 6 mW per channel. The recommended output filter and internal compensation were
selected with the expectation of a 3.3-µH, 15-µF post filter located at the load (line driver supply input). Use of
one or more ceramic capacitors in place of the 10-µF tantalum for the output filter can reduce board area at the
cost of increased noise and reduced stability margin. Inductors with smaller mechanical dimensions than those
from GCI or Bourns, such as the Coilcraft, reduce required board area and decrease conversion efficiency up
to 4%. Use of nonshielded inductors may increase efficiency, but add risk of EMI. System level testing should
be performed in qualifying component and layout decisions.
layout considerations
Two portions of the layout are critical and deserve close attention. First, the high frequency input bypass
capacitors (C10 and C11 in the eight channel application circuit diagram) must be placed as close as possible
and routed directly to the TPS54900 VIN and GND pins to minimize trace inductance.
Second, the free wheeling diodes (D1−8 in the eight channel application circuit diagram) must also be placed
as close as possible and routed directly to the TPS54900 LX_ and GND pins. Placing the diodes on the opposite
side of the board as the TPS54900, immediately opposite the TPS54900, facilitates low impedance routing of
the diodes to the appropriate TPS54900 pins. The EVM layout uses this approach.
www.ti.com
11
SLVS405 − OCTOBER 2001
APPLICATION INFORMATION
block diagram of eight channel AC5 line card with LineRanger option
220 µH
LX3
CBS
+3.3V
VIN
10 µF
Power Conv.
0.1
PT4801
10 µF
EN
+15V
TPS54900
220 µH
LX2
LineRanger
GND
10 µF
220 µH
LX1
SFS
SCLK
SDI
SDO
10 µF
220 µH
LX0
8
8
TX+−
Pdown
RX+−
Hybrid
Line I/F
TX+−
Pdown
RX+−
Hybrid
Line I/F
TNETD
7102
TX+−
Pdown
RX+−
TNETD5800
Octal
Hybrid
Line I/F
TNETD
7102
TNETD5080
Datapump
Octal
Codec
Pdown
Pdown
Clko
TX+−
Pdown
RX+−
Hybrid
Line I/F
TNETD
7102
Clki
TX+−
Pdown
RX+−
Serial Control I/F
SFS
SCLK
SDI
SDO
Reset−
SFS
SCLK
SDI
SDO
TX+−
Pdown
RX+−
Rst
TX+−
Pdown
RX+−
GPIO1..3
TX+−
Pdown
RX+−
Hybrid
Line I/F
TNETD
7102
Hybrid
Line I/F
GND
LX1
SFS
SCLK
SDI
SDO
10 µF
220 µH
10 µF
220 µH
LX0
www.ti.com
10 µF
FILTER
LX2
LineRanger
FILTER
TPS54900
10 µF
220 µH
FILTER
VIN
Hybrid
Line I/F
FILTER
0.1
Hybrid
Line I/F
TNETD
7102
220 µH
LX3
CBS
EN
+3.3V
12
FILTER
TXdata
RXdata
SFS
SCLK
FILTER
+1.5V
+3.3V
FILTER
FILTER
10 µF
Line
Line
Line
Line
Line
Line
Line
Line
SLVS405 − OCTOBER 2001
APPLICATION INFORMATION
evaluation circuit
module pin assignments
PIN NO.
FUNCTION
PIN NO.
FUNCTION
1
OUTPUT A
22
15 V Input
2
GND
21
GND
3
SFS
20
SDI
4
SCLK
19
SDO
5
GND
18
GND
6
OUTPUT B
17
15 V Input
7
OUTPUT C
16
15 V Input
8
GND
15
Channel Bank Select
9
GND
14
Enable
10
GND
13
N/C
11
OUTPUT D
12
15 V Input
application schematic
TPS54900
12, 16, 15V Input
14 VIN
17, 22
C5 C6
2, 5, 8,
GND
9, 10,
18, 21
FB3
LX3
15
3
4
20
19
CBS
SFS
SCLK
L4
16
1
6 EN
11
3
L3
15
LX2
1
CBS
4 SFS
FB1
LX1
SDO
13 SDO
OUTPUT_C
7
2
C3
3
12 SCLK
5 SDI
11
C4
9
D3
SDI
OUTPUT_D
2
D4
3 GND
FB2
EN
14
10
8
L2
2
1
OUTPUT_B
2
D2
6
C2
3
7
FB0
LX0
L1
1
1
OUTPUT_A
1
2
D1
C1
3
Contact Texas Instruments for additional information on external components recommendations and EVM
availability.
www.ti.com
13
PACKAGE OPTION ADDENDUM
www.ti.com
27-Nov-2014
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
TPS54900PW
OBSOLETE
TSSOP
PW
16
TBD
Call TI
Call TI
-40 to 85
TPS54900PWG4
OBSOLETE
TSSOP
PW
16
TBD
Call TI
Call TI
-40 to 85
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
27-Nov-2014
Addendum-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated
工商网监
湘ICP备2023018690号
