Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
Reference
Design
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
TPS6217x 28-V, 0.5-A Step-Down Converter With Sleep Mode
1 Features
3 Description
•
•
•
•
•
•
•
•
•
•
•
•
•
•
The TPS6217x is a high efficiency synchronous stepdown DC/DC converter, based on the DCS-Control™
topology.
1
DCS-Control™ Topology
Input Voltage Range 4.75 V to 28 V
Quiescent Current Typically 4.8 µA (Sleep Mode)
100% Duty Cycle Mode
Active Output Discharge
Power Good Output
Output Current of 500 mA
Output Voltage Range 1 VDC to 6 V
Switching Frequency of Typically 1 MHz
Seamless Power Save Mode Transition
Undervoltage Lockout
Short Circuit Protection
Over Temperature Protection
Available in 2-mm × 3-mm 10-pin WSON Package
2 Applications
•
•
•
•
•
General 12 V / 24 V Point Of Load Supply
Ultra Mobile PC, Embedded PC
Low Power Supply for Microprocessor
High Efficiency LDO Alternative
Industrial Sensors
With a wide operating input voltage range of 4.75 V
to 28 V, the device is ideally suited for systems
powered from multi cell Li-Ion as well as 12 V and
even higher intermediate supply rails, providing up to
500-mA output current.
The TPS6217x automatically enters power save
mode at light loads, to maintain high efficiency across
the whole load range. As well, it features a sleep
mode to supply applications with advanced power
save modes like ultra low power micro controllers.
The power good output may be used for power
sequencing and/or power on reset.
The device features a typical quiescent current of 22
µA in normal mode and 4.8 µA in sleep mode. In
sleep mode, the efficiency at very low load currents
can be increased by as much as 20%. In shutdown
mode, the shutdown current is less than 2 µA and the
output is actively discharged.
The TPS6217x, available in an adjustable and a fixed
output voltage version, is packaged in a small 2-mm
× 3-mm 10-pin WSON package.
Device Information(1)
PART NUMBER
TPS6217x
PACKAGE
WSON (10)
BODY SIZE (NOM)
2.00 mm × 3.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
spacing
Typical Application Schematic
10uH
4.75 to 28V
VIN
EN
2.2uF
3.3V/0.5A
Efficiency vs Output Current
SW
TPS62177
VOS
SLEEP
PG
AGND
FB
PGND
NC
100k
22uF
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
3
4
7.1
7.2
7.3
7.4
7.5
7.6
4
4
4
4
5
7
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description .............................................. 8
8.1
8.2
8.3
8.4
Overview ................................................................... 8
Functional Block Diagrams ....................................... 8
Feature Description................................................... 9
Device Functional Modes........................................ 10
9
Application and Implementation ........................ 13
9.1 Application Information............................................ 13
9.2 Typical Application .................................................. 13
9.3 System Examples ................................................... 23
10 Power Supply Recommendations ..................... 27
11 Layout................................................................... 27
11.1 Layout Guidelines ................................................. 27
11.2 Layout Example .................................................... 27
11.3 Thermal Information .............................................. 28
12 Device and Documentation Support ................. 29
12.1
12.2
12.3
12.4
12.5
12.6
12.7
Device Support......................................................
Documentation Support ........................................
Related Links ........................................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
29
29
29
29
29
29
30
13 Mechanical, Packaging, and Orderable
Information ........................................................... 30
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (January 2014) to Revision C
•
Page
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section ................................................................................................. 1
Changes from Revision A (November 2012) to Revision B
Page
•
Added to SLEEP description in TERMINAL FUNCTIONS table ............................................................................................ 3
•
Changed Sleep Mode Operation section.............................................................................................................................. 11
•
Changed Micro Controller Power Supply section information and Figure 54....................................................................... 24
•
Changed Figure 55 .............................................................................................................................................................. 24
Changes from Original (October 2012) to Revision A
Page
•
Added Start-up Mode to High-Side MOSFET Current Limit in ELECTRICAL CHARACTERISTICS..................................... 5
•
Changed Table 2 ................................................................................................................................................................. 14
2
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
5 Device Comparison Table
PART NUMBER
OUTPUT VOLTAGE
PACKAGE DESIGNATOR CODE
PACKAGE MARKING
TPS62175
Adjustable
DQC
62175
TPS62177
Fixed, 3.3 V
DQC
62177
6 Pin Configuration and Functions
spacing
DQC Package
10-Pin WSON
Top View
PGND
1
10
VOS
VIN
2
9
SW
EN
3
8
SLEEP
NC
4
7
PG
FB
5
6
AGND
Exposed
Thermal Pad
spacing
spacing
Pin Functions
PIN
(1)
I/O
DESCRIPTION
NAME
NO.
PGND
1
—
VIN
2
I
Supply voltage for the converter
EN
3
I
Enable input (High = enabled, Low = disabled)
NC
4
—
FB
5
I
AGND
6
—
Analog ground connection
PG
7
O
Output power good (open drain, requires pullup resistor)
SLEEP
8
I
Sleep mode input (High = normal operation, Low = sleep mode operation). Can be operated
dynamically during operation. If sleep mode is not used, connect to VOUT.
SW
9
O
Switch node, connected to the internal MOSFET switches. Connect inductor between SW and
output capacitor.
VOS
10
I
Output voltage sense pin and connection for the control loop circuitry.
Exposed
Thermal Pad
—
—
(1)
Power ground connection
This pin is recommended to be connected to AGND but can left be floating
Voltage feedback of adjustable version. Connect resistive divider to this pin. TI recommends
connecting FB to AGND for fixed voltage versions for improved thermal performance.
Must be connected to AGND and PGND. Must be soldered to achieve appropriate power dissipation
and mechanical reliability.
For more information about connecting pins, see Detailed Description and Application and Implementation sections.
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
3
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
7 Specifications
7.1 Absolute Maximum Ratings
Over operating free-air temperature range (unless otherwise noted)
Pin voltage (2)
Power good sink
current
(2)
MIN
MAX
VIN
–0.3
30
EN, SW
–0.3
VIN + 0.3
FB, PG, VOS, SLEEP, NC
–0.3
7
PG
Temperature
(1)
(1)
UNIT
V
10
Operating junction temperature, TJ
–40
125
Storage temperature, Tstg
–65
150
mA
°C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.
All voltages are with respect to network ground terminal.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)
±2000
Charged device model (CDM), per JEDEC specification JESD22-C101, all
pins (2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
MIN
NOM
MAX
UNIT
Supply voltage, VIN
4.75
28
V
Operating free air temperature, TA
–40
85
°C
Operating junction temperature, TJ
–40
125
°C
7.4 Thermal Information
TPS6217x
THERMAL METRIC
(1)
DQC [WSON]
UNIT
10 PINS
RθJA
Junction-to-ambient thermal resistance
61.6
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
65.5
°C/W
RθJB
Junction-to-board thermal resistance
22.5
°C/W
ψJT
Junction-to-top characterization parameter
1.4
°C/W
ψJB
Junction-to-board characterization parameter
22.4
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
5.3
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
7.5 Electrical Characteristics
Over free-air temperature range (TA = –40°C to 85°C) and VIN = 4.75 V to 28 V. Typical values at VIN = 12 V and TA = 25°C
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP MAX
UNIT
4.75
28
V
SUPPLY
VIN
Input voltage range
IQ
Operating quiescent
current
EN = High, SLEEP = High, IOUT = 0 mA, device not switching
22
36
µA
IQ_SLEEP
Sleep mode quiescent
current
EN = High, SLEEP = Low, IOUT = 0 mA, device not switching
4.8
10
µA
ISD
Shutdown current
EN = Low, current into VIN pin
1.5
5
µA
Undervoltage lockout
threshold
Rising input voltage
4.6
4.7
V
Thermal shutdown
temperature
Rising junction temperature
VUVLO
TSD
4.5
Falling input voltage
2.9
V
150
°C
Thermal shutdown
hysteresis
20
CONTROL (EN, PG, SLEEP)
VH
High level input
threshold voltage (EN,
SLEEP)
VL
Low level input
threshold voltage (EN,
SLEEP)
ILKG_EN
Input leakage current
(EN)
EN = VIN
ILKG_SLEEP
Input leakage current
(SLEEP)
VSLEEP = 3.3 V
VTH_PG
Power good threshold
voltage
VOL_PG
Power good output low
voltage
IPG = –2 mA
ILKG_PG
Input leakage current
(PG)
VPG = 5 V
0.9
V
5
0.3
V
300
nA
1.4
µA
Rising (%VOUT)
93%
96%
99%
Falling (%VOUT)
87%
90%
93%
5
0.3
V
300
nA
POWER SWITCH
RDS(ON)
High-side MOSFET
ON-resistance
VIN ≥ 6 V
850 1430
mΩ
Low-side MOSFET
ON-resistance
VIN ≥ 6 V
320
mΩ
High-side MOSFET
current limit
Normal operation
800
Start-up mode
450
VOUT
Output voltage range
(TPS62175)
VIN ≥ VOUT
VREF
Internal reference
voltage
IOUT_SLEEP
Output current in sleep
mode
SLEEP = Low, VOUT = 3.3 V, L = 10 µH
ILKG_FB
Input leakage current
(FB)
VFB = 0.8 V
ILIMF
530
1000 1200
525
600
mA
OUTPUT
1
6
0.8
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
V
V
15
mA
1
100
Submit Documentation Feedback
nA
5
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
Electrical Characteristics (continued)
Over free-air temperature range (TA = –40°C to 85°C) and VIN = 4.75 V to 28 V. Typical values at VIN = 12 V and TA = 25°C
(unless otherwise noted)
PARAMETER
TEST CONDITIONS
TPS62175 (adjustable PWM mode
VOUT), VIN ≥ VOUT +1 V
Power save mode, L
= 10 µH
Sleep mode, IOUT ≤
15 mA
Output voltage
accuracy (1)
VOUT
TPS62177 (3.3 V fixed
VOUT)
6
TYP MAX
1.8%
VOUT ≥ 2.5 V,
COUT = 22 µF
–1.8%
3%
VOUT < 2.5 V,
COUT = 44 µF
–1.8%
3.7%
COUT = 22
µF, L = 10
µH
–1.6%
2.9%
PWM mode
Power save mode,
Sleep mode, IOUT ≤
15 mA
(1)
MIN
–1.8%
COUT = 22
µF, L = 10
µH
Output discharge
resistance
EN = Low
Load regulation
VOUT = 3.3 V, PWM mode operation
Line regulation
VOUT = 3.3 V, IOUT= 500 mA, PWM mode operation
–2%
2%
–2%
2.9%
–1.6%
2.7%
UNIT
175
Ω
0.02
%/A
0.015
%/V
The output voltage accuracy in Power Save and Sleep Mode can be improved by increasing the output capacitor value, reducing the
output voltage ripple (see Application and Implementation section).
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
7.6 Typical Characteristics
10.0
50.0
45.0
8.0
85°C
35.0
Input Current (µA)
Input Current (µA)
40.0
25°C
30.0
25.0
20.0
15.0
10.0
85°C
6.0
4.0
2.0
−40°C
−40°C
25°C
5.0
0.0
0.0
3.0
6.0
0.0
0.0
9.0 12.0 15.0 18.0 21.0 24.0 27.0 30.0
Input Voltage (V)
G001
2000
3.5
1800
3.0
85°C
2.5
2.0
1.5
1.0
0.5
0.0
0.0
−40°C
3.0
6.0
6.0
9.0 12.0 15.0 18.0 21.0 24.0 27.0 30.0
Input Voltage (V)
G001
Figure 2. Quiescent Current (Sleep Mode)
4.0
RDSon High−Side (mΩ)
Input Current (µA)
Figure 1. Quiescent Current
3.0
25°C
1600
85°C
125°C
−10°C
−40°C
1400
1200
1000
800
600
400
25°C
200
0
0.0
9.0 12.0 15.0 18.0 21.0 24.0 27.0 30.0
Input Voltage (V)
G001
3.0
Figure 3. Shutdown Current
6.0
9.0 12.0 15.0 18.0 21.0 24.0 27.0 30.0
Input Voltage (V)
G001
Figure 4. High-Side Switch
700
RDSon Low−Side (mΩ)
600
85°C
125°C
−10°C
−40°C
500
400
300
200
25°C
100
0
0.0
3.0
6.0
9.0 12.0 15.0 18.0 21.0 24.0 27.0 30.0
Input Voltage (V)
G001
Figure 5. Low-Side Switch
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
7
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
8 Detailed Description
8.1 Overview
The TPS6217x synchronous switch mode power converters are based on DCS-Control™ (Direct Control with
Seamless Transition into Power Save Mode), an advanced regulation topology, that combines the advantages of
hysteretic, voltage mode, and current mode control including an AC loop directly associated to the output
voltage. This control loop takes information about output voltage changes and feeds it directly to a fast
comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and
provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback
loop is used. The internally compensated regulation network achieves fast and stable operation with small
external components and low ESR capacitors. The DCS-Control topology supports pulse width modulation
(PWM) mode for medium and heavy load conditions and a power save mode at light loads. During PWM, it
operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 1
MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the
converter enters power save mode to sustain high efficiency down to very light loads. In power save mode the
switching frequency decreases linearly with the load current. Because DCS-Control™ supports both operation
modes within one single building block, the transition from PWM to power save mode is seamless without effects
on the output voltage. Fixed output voltage versions provide smallest solution size and lowest current
consumption, requiring only 3 external components. An internal current limit supports nominal output currents of
up to 500 mA. The TPS6217x offer both excellent DC voltage and superior load transient regulation, combined
with very low output voltage ripple, minimizing interference with RF circuits.
8.2 Functional Block Diagrams
PG
Soft
Start
Thermal
Shutdown
UVLO
VIN
PG Control
HS lim
Comp
EN*
td=1ms
Control Logic
Power
Control
NC
SLEEP*
Gate
Drive
SW
Sleep Control
VOS
Direct Control
&
Compensation
ramp
175
_
FB
Comparator
+
EN
VREF
Timer tON, tOFF
Error
Amplifier
DCS - ControlTM
* This pin is connected to a pull down resistor internally
(see Detailed Description section).
AGND
PGND
Figure 6. TPS62175 (Adjustable Output Voltage)
8
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
Functional Block Diagrams (continued)
PG
Soft
Start
Thermal
Shutdown
UVLO
VIN
PG control
HS lim
Comp
EN*
td=1ms
Control Logic
Power
Control
NC
SLEEP*
Gate
Drive
SW
Sleep Control
VOS
Direct Control
&
Compensation
1.25M
ramp
175
_
FB
Comparator
400k
+
EN
Timer tON,tOFF
Error
Amplifier
VREF
DCS - ControlTM
* This pin is connected to a pull down resistor internally
(see Detailed Description section).
AGND
PGND
Figure 7. TPS62177 (Fixed Output Voltage)
8.3 Feature Description
8.3.1 Enable/Shutdown (EN)
The device can be switched ON/OFF by pulling the EN pin to High (operation) or Low (shutdown). If EN is pulled
to High, the device starts operation after a delay of about 1 ms (typical). This helps to ensure a monotonic startup sequence, which makes the device ideally suited to control the power on sequence of micro controllers.
During shutdown, the internal MOSFETs as well as the entire control circuitry are turned off and the current
consumption is typically 1.5 µA. The EN pin is connected through a 400-kΩ pulldown resistor, keeping the logic
level low, if the pin is floating. The resistor is disconnected when EN is set High.
8.3.2 Output Discharge
The output is actively discharged through a 175-Ω (typical) resistor on the VOS pin when the device is turned off
by EN, UVLO or thermal shutdown.
8.3.3 Current Limit and Short Circuit Protection
The TPS6217x devices are protected against heavy load and short circuit events. If a current limit situation is
detected, the device switches off. The off-time is maintained longer as the output voltage becomes lower. At
heavy overloads the low-side MOSFET stays on until the inductor current returns to zero. Then the high-side
MOSFET turns on again (see Figure 50 and Figure 51).
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
9
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
Feature Description (continued)
8.3.4 Power Good (PG)
The TPS6217x has a built-in power good (PG) function to indicate that the output reached regulation. The PG
signal can be used for start-up sequencing of multiple rails. The PG pin is an open-drain output that requires a
pullup resistor (to any voltage less than 7 V). It can sink 2 mA of current and maintain its specified logic low level
of 0.3 V. It is held low when the device is turned off by EN, UVLO or thermal shutdown.
If the PG pin is not used, it may be left floating or connected to AGND.
8.3.5 Undervoltage Lockout (UVLO)
If the input voltage drops, the undervoltage lockout function prevents misoperation by turning the device off. The
undervoltage lockout threshold is set to 4.6 V (typically) for rising VIN. To cover for possible input voltage drops,
when using high impedance sources or batteries, the falling threshold is set to typically 2.9 V, allowing monotonic
start-up sequence under such conditions. For input voltages below the minimum VIN of 4.75 V and above the
falling UVLO threshold of 2.9 V, the device still functions with a current limit and regulation capability but the
electrical characteristics are no longer specified.
8.3.6 Thermal Shutdown
The junction temperature (TJ) of the device is monitored by an internal temperature sensor. If TJ exceeds 150°C
(typical), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and
PG goes Low. When TJ decreases below the hysteresis amount, the converter resumes normal operation,
beginning with soft start. To avoid unstable conditions, a hysteresis of typically 20°C is implemented on the
thermal shutdown temperature.
8.4 Device Functional Modes
8.4.1 Soft Start
The internal soft start circuitry controls the output voltage slope during start-up. This avoids excessive inrush
current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from highimpedance power sources or batteries. When EN is set to High and the device starts switching, VOUT rises with a
slope of typically 10 mV/µs. The internal current limit is reduced to typically 525 mA during start-up. Thereby the
output current is less than 500 mA during that time (see Figure 41). The start-up sequence ends when the device
achieves regulation; then, the device runs with the full current limit of typically 1 A, providing full output current.
The TPS6217x can monotonically start into a prebiased output.
8.4.2 Pulse Width Modulation (PWM) Operation
The TPS6217x operates with pulse width modulation in continuous conduction mode (CCM) with a nominal
switching frequency of about 1 MHz. The switching frequency in PWM is set by an internal timer circuit. The
frequency variation is controlled and depends on VIN and VOUT. The device operates in PWM mode as long the
output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the
device enters power save mode at the boundary to discontinuous conduction mode (DCM).
8.4.3 Power Save Mode Operation
The TPS6217x built in power save mode is entered seamlessly, if the load current decreases. This secures a
high efficiency in light load operation by keeping the on-time fixed and reducing the switching frequency by
incorporating pause time. The device remains in power save mode as long as the inductor current is
discontinuous. The on-time, in steady-state PWM operation, can be estimated as:
spacing
tON =
VOUT
× 1ms
VIN
(1)
spacing
10
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
Device Functional Modes (continued)
In case Equation 1 yields a lower value, the device maintain an on-time of about 80 ns to limit switching losses.
This minimum on-time is used in power save mode. While the peak inductor current in Power Save Mode can be
approximated by:
spacing
I LPSM ( peak ) =
(V IN - VOUT )
× t ON
L
(2)
spacing
The switching frequency is calculated as follows:
spacing
f PSM =
2 × I OUT
VIN éVIN - VOUT ù
2
tON
úû
VOUT êë
L
(3)
spacing
8.4.4 Sleep Mode Operation
In sleep mode operation, the typical quiescent current is reduced from 22 µA to 4.8 µA to significantly increase
the efficiency at load currents of typically less than 1 mA (see Figure 1 and Figure 2). It is designed to be
enabled and disabled during operation by pulling the SLEEP pin High or Low by the host (processor). Ultralow
power micro controllers in deep sleep or hibernating mode may set their output pins floating. Therefore, the
TPS6217x have a pulldown resistor internally connected to the SLEEP pin, to keep a logic low level, when the
sleep input signal goes high impedance. But, if the sleep signal goes directly from logic High to High Impedance,
the low level detection must be ensured considering the leakage of the micro controller's sleep signal. An
external pulldown resistor, on the SLEEP pin, may be required. Connect the SLEEP pin to VOUT, not VIN, to
disable sleep mode, because the pin's voltage rating is limited to 7 V maximum.
The output voltage is regulated with a fixed switching scheme, using a fixed on-time of about twice the minimum
on-time of Equation 1 (compare Figure 48 and Figure 49) and the minimum off-time. A new pulse is initiated
once the output voltage falls below its regulation threshold. Sleep mode is limited with its dynamic response and
current capabilities. However, the device can deliver temporarily more than 15 mA while still in sleep mode, to
allow micro controllers to wake up and drive the sleep signal High, exiting sleep mode.
Continuously operating with a too high current in sleep mode causes the output voltage to drop until the PG pin
goes Low. As a safety feature, the device then returns to normal operation automatically, avoiding a complete
collapse of VOUT. Once the load current decreases again, the device re-enters sleep mode operation. Certainly,
this is not a recommended operation mode and sleep mode should be entered or exited by using the SLEEP pin
logic.
Sleep mode is not entered until soft-start is complete.
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
11
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
Device Functional Modes (continued)
8.4.5 100% Mode Operation
The duty cycle of the buck converter is given by D = VOUT/VIN and increases as the input voltage comes close to
the output voltage. In this case, the device starts 100% duty cycle operation turning on the high-side switch
100% of the time. The high-side switch stays turned on as long as the output voltage is below the internal
setpoint. This allows the conversion of small input to output voltage differences, for example, for longest
operation time of battery-powered applications.
The minimum input voltage to maintain output voltage regulation can be calculated as:
spacing
VIN (min) = VOUT (min) + I OUT (RDS ( on ) + RL )
where
•
•
•
12
IOUT is the output current
RDS(on) is the RDS(on) of the high-side FET
RL is the DC resistance of the inductor used
Submit Documentation Feedback
(4)
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The TPS6217x is a high-efficiency synchronous step-down DC-DC converter, based on the DCS-Control
topology.
With a wide operating input voltage range of 4.75 V to 28 V, the device is ideally suited for systems powered
from multi cell Li-Ion as well as 12 V and even higher intermediate supply rails, providing up to 500-mA output
current.
9.2 Typical Application
10uH
4.75 to 28V
VIN
TPS62175
EN
2.2uF
VOUT/0.5A
SW
SLEEP
VOS
100k
22uF
PG
R1
AGND
FB
PGND
NC
R2
Figure 8. Adjustable 0.5-A Power Supply
9.2.1 Design Requirements
The device operates for an input voltage range of 4.75 V to 28 V. The output voltage is adjustable, using an
external resistive divider, or internally fixed.
The graphs were generated using the setup according to Figure 8. Table 1 shows the list of components used for
the setup.
9.2.2 Detailed Design Procedures
Table 1. List of Components
REFERENCE
DESCRIPTION
MANUFACTURER
IC
28 V, 0.5-A Step-Down Converter, WSON
L1
10 uH, (4 × 4 × 1.2) mm
Cin
2.2 µF, 50 V, Ceramic, 0805, X5R
Standard
Cout
22 µF, 6.3 V, Ceramic, 0805, X5R
Standard
R1
depending on VOUT
R2
depending on VOUT
R3
100 kΩ, Chip, 0603, 1/16 W, 1%
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175DQC, Texas Instruments
LPS4012, Coilcraft
Standard
Submit Documentation Feedback
13
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
9.2.2.1 Programming the Output Voltage
While the output voltage of the TPS62175 is adjustable, the TPS62177 is programmed to a fixed output voltage
of 3.3 V. For the fixed output voltage version, the FB pin is pulled low internally by a 400-kΩ resistor. TI
recommends connecting the FB pin to AGND to improve thermal resistance. The adjustable version can be
programmed for output voltages from 1 V to 6 V by using a resistive divider. The voltage at the FB pin is
regulated to 800 mV. The value of the output voltage is set by the selection of the resistive divider from
Equation 5. TI recommends choosing resistor values that allow a current of at least 5 uA. Lower resistor values
are recommended to increase noise immunity. For applications requiring lowest current consumption, the use of
the fixed-output voltage version is recommended.
æV
ö
R1 = R 2 çç OUT - 1÷÷
è V REF
ø
(5)
As a safety feature, the device clamps the output voltage at the VOS pin to typically 7.4 V, if the FB pin gets
opened.
9.2.2.2 External Component Selection
The external components must fulfill the needs of the application, but also the stability criteria of the device's
control loop. The TPS6217x is optimized to work within a wide range of external components. The LC output
filter's inductance and capacitance must be considered together, creating a double pole that is responsible for
the corner frequency of the converter. Table 2 shows the recommended output filter components.
Table 2. Recommended LC Output Filter Combinations (1)
10 µF
22 µF
47 µF
100 µF
200 µF
√ (2)
√
√
√
√
√
400 µF
6.8 µH
10 µH
22 µH
33 µH
(1)
(2)
The values in the table are nominal values. Variations of typically ±20% due to tolerance, saturation and DC bias are assumed.
This LC combination is the standard value and recommended for most applications. For output voltages of ≤2 V, TI recommends an
output capacitance of at least 2 × 22 uF.
9.2.2.2.1 Output Filter and Loop Stability
The TPS6217x devices are internally compensated and are stable with LC output filter combinations
recommended in Table 2. Further information on other values and loop stability can be found in Optimizing the
TPS62175 Output Filter (SLVA543).
9.2.2.2.2 Inductor Selection
The inductor selection is determined by several effects like inductor ripple current, output ripple voltage, PWM-toPower Save Mode transition point and efficiency. In addition, the inductor selected must be rated for appropriate
saturation current and DC resistance (DCR). Equation 6 and Equation 7 calculate the maximum inductor current
under static load conditions.
I L(max) = I OUT (max) +
DI L(max)
2
(6)
spacing
DI L (max)
VOUT
æ
ç1VIN (max) ×h
V
= OUT × ç
h ç L(min) × f SW
ç
è
ö
÷
÷
÷
÷
ø
where
•
14
ΔIL is the peak to peak inductor ripple current
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
η is the converter efficiency (see efficiency figures)
L(min) is the minimum inductor value
fSW is the actual PWM switching frequency
•
•
•
(7)
Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation
current of the inductor needed. TI recommends a margin of about 20% to cover possible load transient
overshoot. A larger inductor value is also useful to get lower ripple current, but increases the transient response
time and solution size as well. The inductors listed in Table 3 have been tested with the TPS6217x.
Table 3. List of Inductors
(1)
TYPE
INDUCTANCE
(µH])
CURRENT (A) (1)
DCR (mΩ)
DIMENSIONS (LENGTH x
WIDTH x HEIGHT) mm
MANUFACTURER
LPS4012-103MLC
10 µH, ±20%
1.1
350 (maximum)
4 x 4 × 1.2
Coilcraft
LPS4018-103MLC
10 µH, ±20%
1.3
200 (maximum)
4 x 4 × 1.8
Coilcraft
VLS4012ET-100M
10 µH, ±20%
0.99
190 (typical)
4 x 4 × 1.2
TDK
VLCF4020T100MR85
10 µH, ±20%
0.85
168 (typical)
4×4×2
74437324100
10 µH, ±20%
1.5
215 (typical)
4.5 × 4.1 × 1.8
Wuerth
Wuerth
TDK
744025100
10 µH, ±20%
1
190 (maximum)
2.8 × 2.8 × 2.8
IFSC-1515AH-01
10 µH, ±20%
1.3
135 (typical)
3.8 × 3.8 × 1.8
Vishay
ELL-4LG100MA
10 µH, ±20%
0.8
200 (typical)
3.8 × 3.8 × 1.8
Panasonic
IRMS at 40°C rise or ISAT at 30% drop.
9.2.2.2.3 Output Capacitor Selection
The recommended value for the output capacitor is 22 uF. To maintain low output voltage ripple during large load
transients, for output voltages less than 2 V, TI recommends 2 × 22 µF output capacitors. The architecture of the
TPS6217x allows the use of ceramic output capacitors with low equivalent series resistance (ESR). These
capacitors provide low output voltage ripple and are recommended with an X7R or X5R dielectric. Larger
capacitance values have the advantage of smaller output voltage ripple and a tighter DC output accuracy in
power save mode.
NOTE
In power save mode, the output voltage ripple and accuracy depends on the output
capacitance and the inductor value. The larger the capacitance the lower the output
voltage ripple and the better the output voltage accuracy. The same relation applies to the
inductor value.
9.2.2.2.4 Input Capacitor Selection
Typically, 2.2 µF is sufficient and is recommended, though a larger value reduces input current ripple further. The
input capacitor buffers the input voltage during transient events and also decouples the converter from the
supply. TI recommends a low ESR, multilayer, X5R or X7R dielectric, ceramic capacitor for best filtering, which
should be placed between VIN and PGND as close as possible to those pins.
spacing
spacing
spacing
NOTE
DC Bias effect: High capacitance ceramic capacitors have a DC Bias effect, which has a
strong influence on the final effective capacitance. Therefore, the right capacitor value
must be chosen carefully. Package size and voltage rating in combination with dielectric
material are responsible for differences between the rated capacitor value and the
effective capacitance.
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
15
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
9.2.3 Application Curves
100.0
100.0
90.0
90.0
80.0
80.0
70.0
Efficiency (%)
Efficiency (%)
VIN=12 V, VOUT = 3.3 V, TJ=25°C, unless otherwise noted
VIN=24V
60.0
VIN=12V
50.0
40.0
VIN=7.5
30.0
VIN=6V
0.0
0.01
0.1
70.0
1
10
Output Current (mA)
100
10.0
0.0
500
80.0
VIN=7.5
70.0
Efficiency (%)
Efficiency (%)
90.0
VIN=24V
VIN=12V
40.0
30.0
VOUT=5V
L=10uH (LPS4012)
Cout=22uF
10.0
0.0
0.001
12
14 16 18 20
Input Voltage (V)
22
24
26
28
G001
IOUT=1mA
70.0
60.0
50.0
IOUT=100uA
40.0
IOUT=10uA
0.01
0.1
1
Output Current (mA)
10.0
0.0
10 20
90.0
80.0
80.0
70.0
70.0
Efficiency (%)
100.0
VIN=24V
VIN=12V
40.0
VIN=7.5
30.0
20.0
VIN=5V
0.1
10
12
14 16 18 20
Input Voltage (V)
22
24
26
28
G001
IOUT=500mA
IOUT=1mA
60.0
IOUT=10mA
50.0
IOUT=100mA
40.0
30.0
VOUT=3.3V
L=10uH (LPS4012)
Cout=22uF
1
10
Output Current (mA)
100
VOUT=3.3V
L=10uH (LPS4012)
Cout=22uF
20.0
10.0
500
0.0
4
6
8
G001
Figure 13. Efficiency vs Load Current
Submit Documentation Feedback
8
Figure 12. Efficiency vs Input Voltage (Sleep Mode)
90.0
50.0
6
G001
100.0
60.0
VOUT=5V
L=10uH (LPS4012)
Cout=22uF
20.0
Figure 11. Efficiency vs Load Current (Sleep Mode)
Efficiency (%)
10
30.0
20.0
16
8
Figure 10. Efficiency vs Input Voltage
80.0
50.0
6
G001
100.0
VIN=6V
VOUT=5V
L=10uH (LPS4012)
Cout=22uF
20.0
90.0
0.0
0.01
IOUT=100mA
40.0
100.0
10.0
IOUT=10mA
50.0
Figure 9. Efficiency vs Load Current
60.0
IOUT=1mA
60.0
30.0
VOUT=5V
L=10uH (LPS4012)
Cout=22uF
20.0
10.0
IOUT=500mA
10
12
14 16 18 20
Input Voltage (V)
22
24
26
28
G001
Figure 14. Efficiency vs Input Voltage
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
100.0
100.0
90.0
90.0
80.0
80.0
70.0
70.0
60.0
Efficiency (%)
Efficiency (%)
VIN=12 V, VOUT = 3.3 V, TJ=25°C, unless otherwise noted
VIN=24V
VIN=12V
50.0
40.0
VIN=7.5
30.0
VOUT=3.3V
L=10uH (LPS4012)
Cout=22uF
VIN=5V
10.0
50.0
0.01
0.1
1
Output Current (mA)
0.0
10 20
IOUT=10uA
80.0
70.0
70.0
VIN=12V
Efficiency (%)
90.0
80.0
50.0
VIN=24V
VIN=7.5V
40.0
30.0
10.0
10
12
14 16 18 20
Input Voltage (V)
22
24
26
28
G001
IOUT=500mA
60.0
IOUT=1mA
50.0
IOUT=10mA
40.0
0.1
VOUT=1.8V
L=10uH (LPS4012)
Cout=22uF
IOUT=100mA
1
10
Output Current (mA)
100
VOUT=1.8V
L=10uH (LPS4012)
Cout=22uF
20.0
10.0
0.0
500
4
8
10
12
100.0
90.0
90.0
80.0
80.0
70.0
70.0
Efficiency (%)
VIN=7.5
60.0
VIN=5V
VIN=12V
VIN=24V
30.0
IOUT=1mA
VOUT=1.8V
L=10uH (LPS4012)
Cout=22uF
10.0
0.01
0.1
1
Output Current (mA)
22
24
26
28
G001
VOUT=1.8V
L=10uH (LPS4012)
Cout=22uF
60.0
50.0
40.0
IOUT=100uA
30.0
20.0
14 16 18 20
Input Voltage (V)
Figure 18. Efficiency vs Input Voltage
100.0
40.0
6
G001
Figure 17. Efficiency vs Load Current
Efficiency (%)
8
30.0
VIN=5V
20.0
0.0
0.001
6
Figure 16. Efficiency vs Input Voltage (Sleep Mode)
100.0
60.0
4
G001
90.0
50.0
IOUT=1mA
10.0
100.0
0.0
0.01
IOUT=100uA
40.0
20.0
Figure 15. Efficiency vs Load Current (Sleep Mode)
Efficiency (%)
60.0
30.0
20.0
0.0
0.001
VOUT=3.3V
L=10uH (LPS4012)
Cout=22uF
IOUT=10uA
20.0
10.0
10 20
0.0
4
6
8
G001
Figure 19. Efficiency vs Load Current (Sleep Mode)
10
12
14 16 18 20
Input Voltage (V)
22
24
26
28
G001
Figure 20. Efficiency vs Input Voltage (Sleep Mode)
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
17
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
VIN=12 V, VOUT = 3.3 V, TJ=25°C, unless otherwise noted
100.0
100.0
90.0
70.0
60.0
VIN=7.5
50.0
40.0
30.0
VOUT=1V
L=10uH (LPS4012)
Cout=2x22uF
VIN=5V
10.0
70.0
60.0
50.0
IOUT=1mA
40.0
0.1
1
10
Output Current (mA)
100
VOUT=1V
L=10uH (LPS4012)
Cout=2x22uF
10.0
0.0
500
4
Efficiency (%)
VIN=7.5
50.0
VIN=5V
22
24
26
28
G001
VOUT=1V
L=10uH (LPS4012)
Cout=22uF
IOUT=100uA
70.0
IOUT=1mA
60.0
50.0
40.0
30.0
VOUT=1V
L=10uH (LPS4012)
Cout=22uF
20.0
10.0
0.01
0.1
1
Output Current (mA)
IOUT=10uA
20.0
10.0
0.0
10 20
4
6
8
10
12
G001
Figure 23. Efficiency vs Load Current (Sleep Mode)
14 16 18 20
Input Voltage (V)
22
24
26
28
G001
Figure 24. Efficiency vs Input Voltage (Sleep Mode)
3.35
3.35
IOUT=1mA
Output Voltage (V)
VIN=12V
3.30
VIN=5V
VIN=7.5V
VIN=24V
3.25
0.1
1
10
Output Current (mA)
100
IOUT=500mA
IOUT=100mA
3.25
VOUT=3.3V
L=2.2uH (LPS4012)
Cout=22uF
500
3.20
4
7
G001
Figure 25. Output Voltage Accuracy (Load Regulation)
Submit Documentation Feedback
IOUT=10mA
3.30
VOUT=3.3V
L=2.2uH (LPS4012)
Cout=22uF
18
14 16 18 20
Input Voltage (V)
80.0
VIN=12V
70.0
3.20
0.01
12
90.0
VIN=24V
30.0
Output Voltage (V)
10
100.0
80.0
Efficiency (%)
8
Figure 22. Efficiency vs Input Voltage
90.0
0.0
0.001
6
G001
100.0
40.0
IOUT=10mA
20.0
Figure 21. Efficiency vs Load Current
60.0
IOUT=500mA
30.0
20.0
0.0
0.01
IOUT=100mA
80.0
VIN=12V
Efficiency (%)
Efficiency (%)
90.0
VIN=24V
80.0
10
13
16
19
Input Voltage (V)
22
25
28
G001
Figure 26. Output Voltage Accuracy (Line Regulation)
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
VIN=12 V, VOUT = 3.3 V, TJ=25°C, unless otherwise noted
1.5
Switching Frequency (MHz)
Switching Frequency (MHz)
1.5
1
0.5
VIN=12V, VOUT=3.3V
L=10uH (LPS4012)
Cout=22uF
0
0
100
200
300
Output Current (mA)
400
500
1
IOUT=500mA
VOUT=3.3V
L=10uH (LPS4012)
Cout=22uF
0.5
IOUT=10mA
0
4
6
8
G000
Figure 27. Switching Frequency
10
12
14 16 18 20
Input Voltage (V)
22
24
26
28
G000
Figure 28. Switching Frequency
1000
SLEEP OFF
Output Current (mA)
800
SLEEP ON
600
25°C
−40°C
SLEEP ON
85°C
400
VOUT=3.3V
L=10uH (LPS4012)
Cout=22uF
200
0
4
6
8
10
12
14 16 18 20
Input Voltage (V)
22
24
26
28
G000
Figure 29. Maximum Output Current
Figure 30. Sleep Mode Entry/Exit, IOUT = 1 mA
SLEEP OFF
SLEEP ON
SLEEP ON
Figure 31. Sleep Mode Entry/Exit, IOUT = 10 mA
Figure 32. Load Transient Response, PWM Mode, IOUT (200
mA to 500 mA)
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
19
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
VIN=12 V, VOUT = 3.3 V, TJ=25°C, unless otherwise noted
20
Figure 33. Load Transient Response, PWM Mode, IOUT (200
mA to 500 mA), Rising Edge
Figure 34. Load Transient Response, PWM Mode, IOUT (200
mA to 500 mA), Falling Edge
Figure 35. Load Transient Response, Power Save Mode,
IOUT (50 mA to 500 mA)
Figure 36. Load Transient Response, Power Save Mode,
IOUT (50 mA to 500 mA), Rising Edge
Figure 37. Load Transient Response, Power Save Mode,
IOUT (50 mA to 500 mA), Falling Edge
Figure 38. Line Transient Response, PWM Mode, VIN (6 V
to 12 V), IOUT = 500 mA
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
VIN=12 V, VOUT = 3.3 V, TJ=25°C, unless otherwise noted
Figure 39. Line Transient Response, Power Save Mode, VIN
(6 V to 12 V), IOUT = 10 mA
Figure 40. Start-Up (PWM Mode), IOUT = 250 mA
Figure 41. Start-Up Current Limit, RLOAD = 6.6 Ω
Figure 42. Start-Up (Sleep Mode), IOUT = 10 mA
Figure 43. Output Discharge Function (No Load)
Figure 44. Typical Operation in PWM Mode, IOUT = 250 mA
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
21
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
VIN=12 V, VOUT = 3.3 V, TJ=25°C, unless otherwise noted
22
Figure 45. Typical Operation in Power Save Mode, IOUT =
75 mA
Figure 46. Typical Operation in Power Save Mode, IOUT = 1
mA
Figure 47. Typical Operation in Sleep Mode, IOUT = 1 mA
Figure 48. Typical Operation in Power Save Mode, IOUT = 1
mA (Single Pulse)
Figure 49. Typical Operation in Sleep Mode, IOUT = 1 mA
(Single Pulse)
Figure 50. Short Circuit While Running
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
VIN=12 V, VOUT = 3.3 V, TJ=25°C, unless otherwise noted
Figure 51. Short Circuit From Start-Up
Figure 52. Triangular Load Sweep With Mode Transitions
(Power Save Mode - PWM Mode - Power Save Mode)
Figure 53. Triangular Load Sweep With Mode Transitions (Power Save Mode - PWM Mode - Power Save Mode), V IN = 24 V
9.3 System Examples
9.3.1 Microcontroller Power Supply
The TPS6217x can be used advantageously as the power supply rail for microcontrollers with low current power
save modes. Figure 54 shows the connection of TPS62177 to the Tiva C Series TM4C123x ARM Cortex™ - M4
MCUs (TM4C123x MCUs), using its hibernate mode signal to control sleep mode operation. More information is
found in the Application Report, Powering Tiva™ C Series Microcontrollers Using the High Efficiency DCSControl™ Topology (SPMA066).
spacing
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
23
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
System Examples (continued)
Tiva C Series MCU
VBAT
0.1µF
Lithium Battery
10µH
4.75 to 28 V
VIN
EN
VDD
VOS
TPS62177
100k
22µF
2x1µF
4x0.1µF
2x0.01µF
PG
AGND
PGND
Decoupling Caps
SW
NC
2.2µF
3.3V
VDDA
1µF
SLEEP
0.1µF
FB
ETP
HIB
Figure 54. Microcontroller Power Supply With Sleep Mode
spacing
9.3.2 Inverting Power Supply
The TPS6217x can be used as inverting power supply by rearranging external circuitry as shown in Figure 55.
As the former GND node now represents a voltage level below system ground, the voltage difference between
VIN and VOUT must be limited to the maximum operating voltage of 28 V.
spacing
2.2uF
10µH
VIN
VIN
EN
SW
TPS62175
VOS
100k
R1
47uF
SLEEP
PG
NC
FB
R2
AGND
PGND
-VOUT
Figure 55. Inverting Buck-Boost Converter
spacing
More information about using TPS62175 as inverting buck-boost converter can be found in the Application Note,
Using the TPS62175 in an Inverting Buck Boost Topology (SLVA542).
9.3.3 TPS62175 Adjustable Output Voltages
The following example circuits show typical schematics for commonly used output voltage values using the
adjustable device version TPS62175.
24
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
System Examples (continued)
9.3.3.1 5-V / 0.5-A Power Supply
10uH
5 to 28V
VIN
TPS62175
EN
2.2uF
5V/0.5A
SW
SLEEP
100k
VOS
22uF
PG
787k
AGND
FB
PGND
NC
150k
Figure 56. 5-V / 0.5-A Power Supply
9.3.3.2 2.5-V / 0.5-A Power Supply
10uH
4.75 to 28V
VIN
TPS62175
EN
2.2uF
2.5V/0.5A
SW
SLEEP
100k
VOS
22uF
PG
390k
AGND
FB
PGND
NC
110k
Figure 57. 2.5-V / 0.5-A Power Supply
9.3.3.3 1.8-V / 0.5-A Power Supply
10uH
4.75 to 28V
VIN
TPS62175
EN
2.2uF
1.8V/0.5A
SW
SLEEP
VOS
100k
22uF
PG
200k
AGND
FB
PGND
NC
160k
Figure 58. 1.8-V / 0.5-A Power Supply
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
25
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
System Examples (continued)
9.3.3.4 1.2-V / 0.5-A Power Supply
10uH
4.75 to 28V
VIN
TPS62175
EN
2.2uF
1.2V/0.5A
SW
100k
VOS
SLEEP
22uF
PG
75k
AGND
FB
PGND
NC
150k
Figure 59. 1.2-V / 0.5-A Power Supply
9.3.3.5 1-V / 0.5-A Power Supply
10uH
4.75 to 28V
VIN
TPS62175
EN
2.2uF
1V/0.5A
SW
100k
VOS
SLEEP
22uF
PG
30k
AGND
FB
PGND
NC
120k
Figure 60. 1-V / 0.5-A Power Supply
9.3.4 TPS62177 Fixed 3.3-V / 0.5-A Power Supply
The following example circuit shows the typical schematic for fixed output voltage using the device version
TPS62177.
10uH
4.75 to 28V
VIN
EN
2.2uF
3.3V/0.5A
SW
TPS62177
VOS
SLEEP
PG
AGND
FB
PGND
NC
100k
22uF
Figure 61. 3.3-V / 0.5-A Power Supply
26
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
10 Power Supply Recommendations
The TPS6217x device family has no special requirements for its input power supply. The input power supply's
output current needs to be rated according to the supply voltage, output voltage and output current of the
TPS6217x.
11 Layout
11.1 Layout Guidelines
The input capacitor needs to be placed as close as possible to the IC pins (VIN, PGND). The inductor should be
placed close to the SW pin and connect directly to the output capacitor - minimizing the loop area between the
SW pin, inductor, output capacitor and PGND pin. Also, sensitive nodes like FB and VOS should be connected
with short wires, not nearby high dv/dt signals (for example, SW). The feedback resistors, R1 and R2, should be
placed close to the IC and connect directly to the AGND and FB pins.
A proper layout is critical for the operation of a switch mode power supply, even more at high switching
frequencies. Therefore the PCB layout of the TPS6217x demands careful attention to ensure operation and to
get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability
and accuracy weaknesses, increased EMI radiation and noise sensitivity. See Figure 62 for the recommended
layout of the TPS62175, which is implemented on the EVM. Information can be found in the EVM Users Guide,
TPS62175EVM-098 Evaluation Module (SLVU743). Alternatively, the EVM Gerber data are available for
download here, SLVC453.
11.2 Layout Example
VOUT
COUT
CIN
COUT
L
PGND
VIN
AGND
R2
R1
Figure 62. Layout Example Recommendation
The exposed thermal pad must be soldered to AGND and on the circuit board for mechanical reliability and to
achieve appropriate power dissipation.
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
27
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
11.3 Thermal Information
The TPS6217x is designed for a maximum operating junction temperature (TJ) of 125°C. Therefore the maximum
output power is limited by the power losses. Because the thermal resistance of the package is given, the size of
the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To
get an improved thermal behavior, TI recommends using top layer metal to connect the device with wide and
thick metal lines (see Figure 62). Internal ground layers can connect to vias directly under the IC for improved
thermal performance.
For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics
Application Note, Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs (SZZA017),
and Semiconductor and IC Package Thermal Metrics (SPRA953).
28
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
12 Device and Documentation Support
12.1 Device Support
12.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
12.2 Documentation Support
12.2.1 Related Documentation
Refer to the following documents for more information:
• Optimizing the TPS62175 Output Filter, SLVA543
• Powering Tiva™ C Series Microcontrollers Using the High Efficiency DCS-Control™ Topology, SPMA066
• Using the TPS62175 in an Inverting Buck Boost Topology, SLVA542
• TPS62175EVM-098 Evaluation Module, SLVU743
• Semiconductor and IC Package Thermal Metrics, SPRA953
• Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs, SZZA017
12.3 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 4. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPS62175
Click here
Click here
Click here
Click here
Click here
TPS62177
Click here
Click here
Click here
Click here
Click here
12.4 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.5 Trademarks
DCS-Control, E2E are trademarks of Texas Instruments.
ARM Cortex is a trademark of ARM Limited.
All other trademarks are the property of their respective owners.
12.6 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
29
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
www.ti.com
12.7 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
30
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
31
TPS62175, TPS62177
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
32
Submit Documentation Feedback
www.ti.com
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
TPS62175, TPS62177
www.ti.com
SLVSB35C – OCTOBER 2012 – REVISED JULY 2015
Copyright © 2012–2015, Texas Instruments Incorporated
Product Folder Links: TPS62175 TPS62177
Submit Documentation Feedback
33
PACKAGE OPTION ADDENDUM
www.ti.com
6-Feb-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
TPS62175DQCR
ACTIVE
WSON
DQC
10
3000
Green (RoHS
& no Sb/Br)
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
62175
TPS62175DQCT
ACTIVE
WSON
DQC
10
250
Green (RoHS
& no Sb/Br)
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
62175
TPS62177DQCR
ACTIVE
WSON
DQC
10
3000
Green (RoHS
& no Sb/Br)
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
62177
TPS62177DQCT
ACTIVE
WSON
DQC
10
250
Green (RoHS
& no Sb/Br)
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
62177
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
