Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
TPS6240x-Q1 2.25-MHz 400-mA and 600-mA Dual Step-Down Converter
1 Features
3 Description
•
•
The TPS6240x-Q1 family of devices are synchronous
dual step-down DC-DC converters optimized for
battery-powered portable applications and automotive
systems. They provide two independent output
voltage rails powered by rechargeable batteries or
standard 3.3-V or 5-V voltage rail.
1
•
•
•
•
•
•
•
•
•
•
•
•
Qualified for automotive applications
AEC-Q100 qualified with the following results:
– Device temperature grade 1: –40°C to 125°C
operating junction temperature range
– Device HBM ESD classification level H2
– Device CDM ESD classification level C4B
High efficiency—up to 95%
VIN Range from 2.5 V to 6 V
2.25-MHz Fixed-frequency operation
Output current 400 mA and 600 mA
Adjustable output voltage from 0.6 V to VIN
Pin selectable output voltage supports simple
dynamic voltage scaling
EasyScale™ optional one-pin serial interface
Power-save mode at light load currents
180° Out-of-phase operation
Output-voltage accuracy in PWM mode ±1%
Typical 32-μA quiescent current for both
converters
100% Duty cycle for lowest dropout
The EasyScale™ serial interface allows outputvoltages modification during operation. The fixedoutput-voltage versions, TPS62402-Q1,
TPS62404-Q1, and TPS62405-Q1 support one-pincontrolled simple dynamic voltage scaling for lowpower processors.
The TPS6240x-Q1 operates at 2.25-MHz fixed
switching frequency and enters the power-save mode
operation at light load currents to maintain high
efficiency over the entire load-current range. For lownoise applications, one can force the devices into
fixed-frequency PWM mode by pulling the
MODE/DATA pin high. The shutdown mode reduces
the current consumption to 1.2-μA, typical. The
devices allow the use of small inductors and
capacitors to achieve a small solution size.
Device Information(1)
PART NUMBER
2 Applications
•
•
PACKAGE
BODY SIZE (NOM)
VSON (10)
3.00 mm × 3.00 mm
TPS62400-Q1
TPS62402-Q1
Infotainment and cluster
ADAS
TPS62404-Q1
TPS62405-Q1
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Simplified Schematic
TPS62402-Q1 Efficiency versus Output Current,
VOUT1 and VOUT2
TPS62402-Q1
VIN 2.5 V to 6 V
VIN
FB1
2.2 µH
SW1
10 µF
100
VOUT1 = 1.2 V
400 mA
90
VIN = 3.7 V
VIN = 4.2 V
VOUT2 = 3.3 V
MODE/DATA = Low
80
10 µF
DEF_1
70
EN2
2.2 µH
SW2
VOUT2 = 3.3 V
600 mA
Efficiency (%)
EN1
60
VIN = 3.7 V
VIN = 4.2 V
VOUT1 = 1.2 V
MODE/DATA = Low
50
40
VIN = 3.7 V
VIN = 4.2 V
VOUT2 = 1.2 V
MODE/DATA = High
30
MODE/
DATA
10 µF
20
ADJ2
VIN = 3.7 V
VIN = 4.2 V
VOUT2 = 3.3 V
MODE/DATA = High
10
GND
0
0.01
0.1
1
10
100
1000
Output Current (mA)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION
DATA.
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
9
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
4
5
6
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
6
6
6
6
7
8
8
9
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Timing Requirements ...............................................
Switching Characteristics ..........................................
Typical Characteristics ..............................................
Parameter Measurement Information ................ 10
Detailed Description ............................................ 11
9.1 Overview ................................................................. 11
9.2 Functional Block Diagram ....................................... 12
9.3 Feature Description................................................. 13
9.4 Device Functional Modes........................................ 14
9.5 Programming........................................................... 16
10 Application and Implementation........................ 23
10.1 Application Information.......................................... 23
10.2 Typical Application ............................................... 23
10.3 System Examples ................................................ 31
11 Power Supply Recommendations ..................... 33
12 Layout................................................................... 34
12.1 Layout Guidelines ................................................. 34
12.2 Layout Example .................................................... 34
13 Device and Documentation Support ................. 35
13.1
13.2
13.3
13.4
13.5
13.6
Device Support......................................................
Related Links ........................................................
Support Resources ...............................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
35
35
35
35
35
35
14 Mechanical, Packaging, and Orderable
Information ........................................................... 35
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision E (June 2015) to Revision F
•
Page
Changed TPS62404-Q1, OUT1 from DEF_1 = Low 1.575 V to DEF_1 = Low 1.2 V............................................................ 4
Changes from Revision D (October 2014) to Revision E
Page
•
Changed the Handling Ratings table to the ESD Ratings table and move storage temperature to the Absolute
Maximum Ratings table ......................................................................................................................................................... 6
•
Changed test conditions and MIN, TYP, and MAX values for the TPS62405-Q1 oscillator frequency in the Switching
Characteristics table .............................................................................................................................................................. 8
Changes from Revision C (October 2014) to Revision D
•
Page
Changed oscillator specification from 1.6 MHz to 2 MHz minimum switching frequency and to 1.7 MHz for VIN≤ 3 V......... 8
Changes from Revision B (May 2013) to Revision C
Page
•
Changed the data sheet to meet the new TI standard format................................................................................................ 1
•
Changed the VDEF_1H and VDEF_1L Test Conditions ................................................................................................................ 7
•
Changed fSW 2.5 V ≤ VIN ≤ 6 V MIN value From: 2 MHz to 1.6 MHz ..................................................................................... 8
•
Added fSW with Test Conditions 3.25 V ≤ VIN ≤ 6 V................................................................................................................ 8
Changes from Revision A (March, 2013) to Revision B
Page
•
Changed TPS62405-Q1, OUT1 from DEF_1 = High 1.9 V to DEF_1 = High 1.925 V and DEF_1 = Low 1.575 V to
DEF_1 = Low 1.215 V. Changed OUT2 from Fixed default 5 V to Fixed default 3.35 V. ..................................................... 4
•
Added the part number to the Device column of Table 1..................................................................................................... 17
2
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
•
Added 1.215 (default TPS62405-Q1) in row 16, Table 4 ..................................................................................................... 20
•
Added part number to Table 4.............................................................................................................................................. 20
•
Removed TPS62405-Q1 from Table 4. ................................................................................................................................ 20
•
Added 1.925 (default TPS62405-Q1) in row 31, Table 4. ................................................................................................... 20
•
Added part number to row 31, Table 4................................................................................................................................. 22
•
Added part number to Converter 1 Fixed Default Output-Voltage Setting heading ............................................................ 24
•
Added voltage for TPS62402-Q1 to Converter 1 Fixed for DEF_1 = low ............................................................................ 24
•
Changed voltage from 1.2 V to 1.215 V for Pin DEF_1 = low.............................................................................................. 24
•
Added part number TPS62405-Q1 for Pin DEF_1 = high .................................................................................................... 24
•
Added part number and voltage to Converter 2 Fixed Default Output-Voltage Setting section........................................... 24
•
Changed TPS62405-Q1, VOUT2 default = 5 V to 3.35 V. ...................................................................................................... 24
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
3
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
5 Device Comparison Table
DEFAULT OUTPUT VOLTAGE (1)
PART NUMBER
TPS62400-Q1
TPS62402-Q1
VOUT1
Adjustable
VOUT2
VOUT1
Fixed default
VOUT2
TPS62404-Q1
VOUT1
VOUT1
Fixed default
4
DEF_1 = High 1.9 V
DEF_1 = Low 1.2 V
Fixed default 3.3 V
Fixed default
VOUT2
(1)
DEF_1 = Low 1.2 V
Fixed default 3.3 V
VOUT2
TPS62405-Q1
DEF_1 = High 1.8 V
DEF_1 = High 1.925 V
DEF_1 = Low 1.215 V
Fixed default 3.35 V
OUTPUT CURRENT
IOUT1
400 mA
IOUT2
600 mA
IOUT1
400 mA
IOUT2
600 mA
IOUT1
400 mA
IOUT2
600 mA
IOUT1
400 mA
IOUT2
600 mA
Contact TI for other fixed-output-voltage options.
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
6 Pin Configuration and Functions
DRC Package
10-Pin VSON With Thermal Pad
Bottom View
SW2
10
1
ADJ2
EN2
9
2
MODE/DATA
GND
8
3
VIN
EN1
7
4
FB1
SW1
6
5
DEF_1
Thermal
Pad
Pin Functions
PIN
NAME
ADJ2
NO.
1
I/O
DESCRIPTION
I
Input to adjust output voltage of converter 2. In the adjustable-output version (TPS62400-Q1), an external
resistor network must connect to this pin to set the VOUT2 output voltage between 0.6 V and VIN (see
Figure 6). In the fixed-output-voltage version (TPS62402-Q1, TPS62404-Q1, and TPS62405-Q1), this pin
must connect directly to the output. If using the EasyScale interface-on converter 2, this pin must also
connect directly to the output.
This pin defines the output voltage of converter 1. The pin acts either as analog input for output voltage
setting via external resistors (TPS62400-Q1), or digital input to select between two fixed default output
voltages (TPS62402-Q1, TPS62404-Q1, and TPS62405-Q1).
DEF_1
5
I
For the TPS62400-Q1, an external resistor network must connect to this pin to adjust the default output
voltage (see Figure 6).
When using the fixed-output-voltage device options, this pin selects between two fixed default output
voltages, see the Device Comparison Table .
EN1
7
I
Enable input for converter 1, active-high
EN2
9
I
Enable input for converter 2, active-high
FB1
4
I
Direct feedback voltage sense input of converter 1, connect directly to VOUT1. An internal feedforward
capacitor connects between this pin and the error amplifier. In the case of fixed-output-voltage versions or
when using the EasyScale interface, this pin connects to an internal resistor divider network.
GND
8
—
GND for both converters; connect this pin to the thermal pad.
This pin has two functions:
MODE/DATA
2
I/O
1. Operation-mode selection: With low level, enables power-save mode where the device operates in
PFM mode at light loads and automatically enters PWM mode at heavy loads. Pulling this PIN to
high forces the device to operate in PWM mode over the whole load range.
2. EasyScale interface function: One-wire serial interface to change the output voltage of both
converters. The pin has an open-drain output to provide an acknowledge condition if requested. The
current into the open-drain output stage may not exceed 500 μA. The EasyScale interface is active
if either EN1 or EN2 is high.
SW1
6
I/O
Switch pin of converter 1. Connect to inductor
SW2
10
I/O
Switch pin of converter 2. Connect to inductor
VIN
3
I
Thermal pad
—
Input pin, connect to supply or battery voltage, 2.5 V to 6 V
Connect to GND
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
5
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
7 Specifications
7.1 Absolute Maximum Ratings
over operating junction temperature range (unless otherwise noted) (1)
Input voltage (2)
Voltage
Current
MIN
MAX
UNIT
VIN
–0.3
7
V
EN, MODE/DATA, DEF_1
–0.3
VIN + 0.3, ≤ 7
V
SW1, SW2
–0.3
7
V
ADJ2, FB1
–0.3
VIN + 0.3, ≤ 7
V
≤ 0.5
mA
150
°C
150
°C
MODE/DATA
Maximum operating junction temperature, TJmax
Storage temperature, Tstg
(1)
(2)
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to the network ground terminal.
7.2 ESD Ratings
VALUE
Human body model (HBM), per AEC Q100-002
Electrostatic
discharge
V(ESD)
(1)
Charged device model (CDM), per AEC
Q100-011
(1)
UNIT
±2000
Corner pins (1, 5, 6, and 10)
±750
Other pins
±500
V
AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
7.3 Recommended Operating Conditions
over operating junction temperature range (unless otherwise noted)
VIN
Supply voltage
TJ
MIN
MAX
2.5
6
UNIT
V
Output voltage range for adjustable voltage
0.6
VIN
V
Operating junction temperature
–40
125
°C
7.4 Thermal Information
THERMAL METRIC (1)
TPS6240x-Q1
DRC (10 PINS)
RθJA
Junction-to-ambient thermal resistance
42.7
RθJC(top)
Junction-to-case (top) thermal resistance
46.9
RθJB
Junction-to-board thermal resistance
18.1
ψJT
Junction-to-top characterization parameter
0.5
ψJB
Junction-to-board characterization parameter
18.3
RθJC(bot)
Junction-to-case (bottom) thermal resistance
3.1
(1)
6
UNIT
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
7.5 Electrical Characteristics
VIN = 3.6 V, VOUT1 = VOUT2 = 1.8 V, EN1 = EN2 = VIN, MODE = GND, L1 = L2 = 2.2 μH, COUT1 = COUT2 = 20 μF, TJ = –40°C to
125°C, typical values are at TJ = 25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY CURRENT
VIN
Input voltage range
IQ
2.5
Operating quiescent current
19
29
Two converters, no load on the output. PFM mode
enabled (MODE/DATA = GND) device not switching,
EN1 = EN2 = 1
32
48
No load on the output, MODE/DATA = GND, for one
converter, VOUTx = 1.575 V (1)
23
No load on the output, MODE/DATA = VIN, for one
converter, VOUTx = 1.575 V (1)
3.6
EN1, EN2 = GND, VIN = 3.6 V
ISD
Shutdown current
VUVLO
Undervoltage lockout threshold
6
One converter, no load on the output. PFM mode
enabled (MODE/DATA = GND) device not switching,
EN1 = 1 or EN2 = 1
(2)
μA
mA
1.2
3
EN1, EN2 = GND, VIN ramped from 0 V to 3.6 V (3)
0.1
1
Falling
1.5
2.35
Rising
V
2.4
μA
V
ENABLE EN1, EN2
VIH
High-level input voltage range, EN1, EN2
1.2
VIN
VIL
Low-level input voltage range, EN1, EN2
0
0.4
V
IIN
Input bias current, EN1, EN2
1
μA
0.9
VIN
V
0
0.4
V
1
μA
V
EN1, EN2 = GND or VIN
0.05
V
DEF_1 INPUT
VDEF_1H
DEF_1 high-level digital input voltage range
VDEF_1L
DEF_1 low-level digital input voltage range
IIN
Input bias current DEF_1
TPS62402-Q1, TPS62404-Q1, TPS62405-Q1 only
DEF_1 = GND or VIN
0.01
MODE/DATA
VIH
High-level input voltage range, MODE/DATA
1.2
VIN
VIL
Low-level input voltage range, MODE/DATA
0
0.4
V
IIN
Input bias current, MODE/DATA
MODE/DATA = GND or VIN
1
μA
VOH
Acknowledge output voltage high
Open drain, through external pullup resistor
VIN
V
VOL
Acknowledge output voltage low
Open drain, sink current 500 μA
0.4
V
620
mΩ
1
μA
200
450
mΩ
6
7.5
μA
0.68
0.8
0.92
0.85
1
1.15
0.01
0
POWER SWITCH
rDS(on)
P-channel MOSFET on-resistance, converter
VIN = VGS = 3.6 V
1,2
ILK_PMOS
P-channel leakage current
VDS = 6 V
rDS(on)
N-channel MOSFET on-resistance converter
1,2
VIN = VGS = 3.6 V
ILK_SW1/SW2 Leakage current into SW1 or SW2 pin
VOUT1
280
Includes N-channel leakage current,
VIN = open, VSW = 6 V, EN = GND (4)
ILIMF
Forward current limit
PMOS and NMOS
TSD
Thermal shutdown
Increasing junction temperature
150
ºC
Thermal shutdown hysteresis
Decreasing junction temperature
20
ºC
VOUT2
2.5 V ≤ VIN ≤ 6 V
A
OUTPUT
VOUTx
Adjustable output 1 or output 2 voltage
range
Vref
Reference voltage
(1)
(2)
(3)
(4)
0.6
VIN
600
V
mV
Device is switching with no load on the output, L1 = L2 = 3.3 μH, value includes losses of the coil.
These values are valid after enabling the device one time (EN1 or EN2 = high) and maintaining supply voltage VIN.
These values are valid when the device is disabled (EN1 and EN2 low) and supply voltage VIN is powered up. The values remain valid
until enabling the device the first time (EN1 or EN2 = high). After the first enable, Note 3 becomes valid.
An internal resistor of 1 MΩ connects pins SW1 and SW2 to GND.
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
7
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
Electrical Characteristics (continued)
VIN = 3.6 V, VOUT1 = VOUT2 = 1.8 V, EN1 = EN2 = VIN, MODE = GND, L1 = L2 = 2.2 μH, COUT1 = COUT2 = 20 μF, TJ = –40°C to
125°C, typical values are at TJ = 25°C (unless otherwise noted)
PARAMETER
VOUTx(PFM)
DC output voltage accuracy adjustable and
fixed output voltage (5)
VOUTx(PWM)
DC output voltage load regulation
(5)
(6)
(7)
(8)
TEST CONDITIONS
MIN
TYP
MAX
–1.5%
1%
2.5%
MODE/DATA = GND;
device operating in PWM mode,
VIN = 2.5 V to 6 V (7)
–1%
0%
1%
VIN = 2.5 V to 6 V, MODE/DATA = VIN ,
Fixed PWM operation,
0 mA < IOUT1 < 400 mA ; 0 mA < IOUT2 < 600 mA (8)
–1%
0%
1%
Voltage positioning active,
MODE/DATA = GND,
device operating in PFM mode,
VIN = 2.5 V to 5 V (6) (7)
PWM operation mode
UNIT
0.5
%/A
Output voltage specification does not include tolerance of external voltage-programming resistors.
Configuration L1 or L2 typ. 2.2 μH, COUTx typ 20 μF. See parameter measurement information, the output voltage ripple in PFM mode
depends on the effective capacitance of the output capacitor; larger output capacitors lead to tighter output voltage tolerance.
In power-save mode, the device typically enters PWM operation at IPSM = VIN / 32 Ω.
For VOUTx > 2 V, VIN min = VOUTx + 0.5 V
7.6 Timing Requirements
MIN
NOM
MAX
UNIT
INTERFACE TIMING
tStart
Start time
tH_LB
High-time low bit, logic 0 detection
Signal level on MODE/DATA pin is > 1.2 V
2
tL_LB
Low-time low bit, logic 0 detection
tL_HB
μs
2
200
μs
Signal level on MODE/DATA pin < 0.4 V
2 x tH_LB
400
μs
Low-time high bit, logic 1 detection
Signal level on MODE/DATA pin < 0.4 V
2
200
μs
tH_HB
High-time high bit, logic 1 detection
Signal level on MODE/DATA pin is > 1.2 V
2 x tL_HB
400
μs
tEOS
End of stream
tACKN
Duration of acknowledge condition
(MODE/DATE line pulled low by the
device)
tvalACK
Acknowledge valid time
ttimeout
Time-out for entering power-save mode
2
VIN 2.5 V to 6 V
400
MODE/DATA pin changes from high to low
μs
520
μs
2
μs
520
μs
7.7 Switching Characteristics
VIN = 3.6 V, VOUT1 = VOUT2 = 1.8 V, EN1 = EN2 = VIN, MODE = GND, L1 = L2 = 2.2 μH, COUT1 = COUT2 = 20 μF, TJ = –40°C to
125°C, typical values are at TJ = 25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
2.5 V ≤ VIN ≤ 6 V; TPS62400-Q1
adjustable version (1)
1.7
2.3
2.7
3.0 V ≤ VIN ≤ 6 V; TPS62400-Q1,
TPS62402-Q1, TPS62404-Q1 (1)
2
2.3
2.7
2.06
2.2
2.49
UNIT
OSCILLATOR
fSW
Oscillator frequency
3.6 V ≤ VIN ≤ 5.1 V; TPS62405-Q1
fixed output voltage version (1)
MHz
OUTPUT
tStart up
Start-up time
Activation time to start switching (2)
170
μs
tRamp
VOUTx ramp-up time
Time to ramp from 5% to 95% of
VOUTx
750
μs
(1)
(2)
8
For VOUTx > 2 V, VIN min = VOUTx + 0.5 V
This time is valid if one converter turns from shutdown mode (EN2 = 0) to active mode (EN2 = 1) with the other converter already
enabled (for example, EN1 = 1). In case both converters are turned from shutdown mode (EN1 and EN2 = 0) to active mode (EN1
and/or EN2 = 1), a typical value of typ 80 μs for ramp up of internal circuits must be added. After tStart, the converter starts switching and
ramps VOUTx.
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
7.8 Typical Characteristics
2.5
24
2.45
23
2.4
85°C
22
2.3
25°C
21
–40°C
IQ (µA)
fSW (MHz)
2.35
2.25
2.2
20
–40°C
25°C
2.15
19
85°C
2.1
18
2.05
2
2.5
17
3
3.5
4.5
4
5
5.5
6
2.5
3
3.5
4
VIN (V)
4.5
5
5.5
6
VIN (V)
Figure 1. fSW versus VIN
Figure 2. IQ for One Converter, Not Switching
42
0.55
40
0.5
0.45
38
85°C
0.4
rDS(on) (Ω)
IQ (µA)
36
25°C
34
85°C
0.35
25°C
0.3
32
–40°C
0.25
30
0.2
0.15
2.5
28
2.5
3
3.5
4
4.5
5
5.5
–40°C
6
3
3.5
4
4.5
5
5.5
6
VIN (V)
VIN (V)
Figure 4. rDS(on) PMOS versus VIN
Figure 3. IQ for Both Converters, Not Switching
0.3
0.25
rDS(on) (Ω)
0.2
85°C
25°C
0.15
–40°C
0.1
0.05
2.5
3
3.5
4
4.5
5
5.5
6
VIN (V)
Figure 5. rDS(on) NMOS versus VIN
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
9
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
8 Parameter Measurement Information
TPS62400-Q1
VIN 2.5 V to 6 V
VIN
FB1
L1
CIN
10 µF
VOUT1
SW1
2.2 µH
LSP4018
R11
COUT1 2 × 10 µF
GRM21BR61A106K
DEF_1
R12
EN1
L2
EN2
VOUT2
SW2
2.2 µH
LSP4018
R21
MODE/
DATA
Cff2
33 pF
ADJ2
COUT2 2 × 10 µF
GRM21BR61A106K
R22
GND
Figure 6. Measurement Circuit
10
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
9 Detailed Description
9.1 Overview
The TPS62400-Q1 device includes two synchronous step-down converters. The converters operate with typically
2.25-MHz fixed-frequency pulse-width modulation (PWM) at moderate to heavy load currents. With the powersafe mode enabled, the converters automatically enter power-save mode at light load currents and operate in
PFM (pulse frequency modulation).
During PWM operation, the converters use a unique fast-response voltage-mode controller scheme with inputvoltage feedforward to achieve good line and load regulation, allowing the use of small ceramic input and output
capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch turns
on and the inductor current ramps up until the comparator trips and the control logic turns off the switch.
Each converter integrates two current limits, one in the P-channel MOSFET and another one in the N-channel
MOSFET. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET turns off
and the N-channel MOSFET turns on. If the current in the N-channel MOSFET is above the N-MOS current limit
threshold, the N-channel MOSFET remains on until the current drops below its current limit.
The two DC-DC converters operate synchronized to each other. A 180° phase shift between converter 1 and
converter 2 decreases the input rms current.
9.1.1 Converter 1
In the adjustable output-voltage version, TPS62400-Q1 device, one can set the converter 1 default output
voltage with an external resistor network on the DEF_1 pin, which operates as an analog input. In this case, one
can set the output voltage in the range of 0.6 V to VIN V. The FB1 pin must directly connect to the converter 1
output voltage VOUT1. It feeds back the output voltage directly to the regulation loop.
One can also change the output voltage of converter 1 with the EasyScale serial Interface. This makes the
device very flexible for output-voltage adjustment. In this case, the device uses an internal resistor network.
In the fixed default output voltage version, TPS62402-Q1 for example, the DEF_1 pin configuration is as a digital
input. Converter 1 defaults to 1.2 V or 1.8 V, depending on the level of the DEF_1 pin. If DEF_1 is low, the
default is 1.2 V; if high, the default is 1.8 V. With the EasyScale interface, one can change the output voltage for
each DEF_1 pin condition (high or low).
9.1.2 Converter 2
In the adjustable output-voltage version, TPS62400-Q1 device, an external resistor divider connected to ADJ2
pin sets the converter 2 output voltage. The converter uses an external feedforward capacitor of 33 pF.
For example, in the fixed output-voltage version TPS62402-Q1, the fixed default output voltage is fixed to 3.3 V.
In this case, the ADJ2 pin must connect directly to the converter 2 output voltage, VOUT2.
It is also possible to change the output voltage of converter 2 via the EasyScale interface. In this case, the ADJ2
pin must connect directly to converter 2 output voltage VOUT2, with no connection of external resistors permitted.
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
11
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
9.2 Functional Block Diagram
VIN
PMOS Current
Limit Comparator
Converter 1
VIN
FB_VOUT
Thermal
Shutdown
Softstart
VREF +1%
Skip Comp.
EN1
FB_VOUT
VREF- 1%
Ext. res. network
DEF1
Skip Comp. Low
VREF
Control
Stage
Error Amp.
Int. Resistor
Network
FB
VOUT1
Internal
compensated
PWM
Comp.
Cff 25pF
SW1
MODE
Register
RI 1
RI3
FB1
Gate Driver
RI..N
Sawtooth
Generator
DEF1_High
GND
DEF1_Low
Average
Current Detector
Skip Mode Entry
(1)
See
NMOS Current
Limit Comparator
CLK 0°
Reference
MODE/
DATA
Easy Scale
Interface
ACK
MOSFET
Open drain
Undervoltage
Lockout
PMOS Current
Limit Comparator
CLK 180°
Converter 2
Int. Resistor
Network
Load Comparator
2.25MHz
Oscillator
VIN
FB_VOUT
VREF +1%
Skip Comp.
Register
FB_VOUT
DEF2
See
(2)
VREF- 1%
VREF
Skip Comp. Low
Cff 25pF
Error Amp.
RI 1
Internal
compensated
RI..N
Control
Stage
Gate Driver
PWM
Comp.
SW2
MODE
FB_VOUT2
ADJ2
Thermal
Shutdown
Softstart
Sawtooth
Generator
CLK 180°
Average
Current Detector
Skip Mode Entry
GND
NMOS Current
Limit Comparator
EN2
Load Comparator
GND
12
(1)
In the fixed output-voltage version, the DEF_1 pin connects to an internal digital input and disconnects from the error
amplifier.
(2)
To set the output voltage of converter 2 through the EasyScale™ interface, the ADJ2 pin must directly connect to
VOUT2.
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
9.3 Feature Description
9.3.1 Enable
The device has a separate EN pin for each converter to start up each converter independently. If EN1 or EN2 is
set to high, the corresponding converter starts up with soft start.
Pulling EN1 and EN2 pin low forces the device into shutdown, with a shutdown quiescent current of typically 1.2
μA. In this mode, the P- and N-channel MOSFETs turn off and the entire internal control circuitry switches off.
For proper operation, terminate the EN1 and EN2 pins, do not leave them floating.
9.3.2 DEF_1 Pin Function
The DEF_1 pin, dedicated to converter 1, makes the output voltage selection very flexible to support dynamic
voltage management.
Depending on the device version, this pin works either as:
1. Analog input for adjustable output voltage setting (TPS62400-Q1):
– Connecting an external resistor network to this pin adjusts the default output voltage to any value starting
from 0.6 V to VIN.
2. Digital input for fixed default output voltage selection (TPS62402-Q1 for example):
– Having this pin tied to a low level sets the output voltage according to the value in register
REG_DEF_1_Low. The default voltage is 1.2 V. Having the pin tied to a high level sets the output voltage
according to the value in register REG_DEF_1_High. The default value in this case is 1.8 V. The level of
the DEF_1 pin selects between the two registers, REG_DEF_1_Low and REG_DEF_1_High, for the
output-voltage setting. One can change the content of each register (and therefore output voltage)
individually through the EasyScale interface. This makes the device very flexible in terms of output
voltage setting; see Table 4.
9.3.3 180° Out-of-Phase Operation
In PWM mode, the converters operate with a 180° turnon phase shift of the PMOS (high side) transistors. This
prevents the high-side switches of both converters from turning on simultaneously, and therefore smooths the
input current. This feature reduces the surge current drawn from the supply.
9.3.4 Short-Circuit Protection
Both outputs are short-circuit protected with maximum output current = ILIMF(P-MOS and N-MOS). Once the
PMOS switch reaches its current limit, it turns off and the NMOS switch turns on. The PMOS only turns on again
once the current in the NMOS decreases below the NMOS current limit.
9.3.5 Thermal Shutdown
As soon as the junction temperature, TJ, exceeds 150°C (typical) the device goes into thermal shutdown. In this
mode, the P- and N-channel MOSFETs turn off. The device continues its operation when the junction
temperature falls below the thermal-shutdown hysteresis.
9.3.6
EasyScale Interface: One-Pin Serial Interface for Dynamic Output-Voltage Adjustment
9.3.6.1 General
The EasyScale interface is a simple but very flexible one-pin interface to configure the output voltage of both DCDC converters. A master-slave structure is the basis of the interface, where the master is typically a
microcontroller or application processor. Figure 9 and Table 3 give an overview of the protocol. The protocol
consists of a device-specific address byte and a data byte. The device-specific address byte is fixed to 4E hex.
The data byte consists of five bits for information, two address bits, and the RFA bit. The RFA bit set to high
indicates the request-for-acknowledge condition. The acknowledge condition only applies after correct reception
of the protocol.
The advantage of the EasyScale interface compared to other one-pin interfaces is that its bit detection is to a
large extent independent from the bit transmission rate. It can automatically detect bit rates between 1.7 kb/s and
up to 160 kb/s. Furthermore, the interface shares the MODE/DATA pin and requires no additional pin.
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
13
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
Feature Description (continued)
9.3.6.2 Protocol
Transmission of all bits is MSB first and LSB last. Figure 10 shows the protocol without the acknowledge request
(bit RFA = 0) and Figure 11 shows the protocol with the acknowledge request (bit RFA = 1).
Prior to both bytes, device address byte and data byte, one must apply a start condition. For this, pull the
MODE/DATA pin high for at least tStart before the bit transmission starts with the falling edge. In case the
MODE/DATA line was already at a high level (forced PWM mode selection), the device requires no application of
a start condition prior to the device address byte.
Close the transmission of each byte with an end-of-stream condition for at least tEOS.
9.4 Device Functional Modes
9.4.1 Power-Save Mode
Setting the MODE/DATA pin to low for both converters enables power-save mode. If the load current of a
converter decreases, this converter enters power-save-mode operation automatically. The transition of a
converter to power-save mode is independent from the operating condition of the other converter. During powersave mode, the converter operates with reduced switching frequency in PFM mode and with a minimum
quiescent current to maintain high efficiency. The converter positions the output voltage in PFM mode to typically
1% above nominal VOUTx. This voltage positioning feature minimizes voltage drops caused by a sudden load
step.
In order to optimize the converter efficiency at light load, the device monitors average inductor current. The
device changes from PWM mode to power-save mode if in PWM mode the inductor current falls below a certain
threshold. The typical output current threshold, which one can calculate using Equation 1 for each converter,
depends on VIN.
Equation 1: Average output current threshold to enter PFM mode
IOUTx _ PFM _ enter =
VIN
32 W
(1)
Equation 2: Average output current threshold to leave PFM mode
IOUTx _ PFM _ leave =
VIN
24 W
(2)
To keep the output-voltage ripple in power-save mode low, a single threshold comparator (skip comparator)
monitors the output voltage. As the output voltage falls below the skip-comparator threshold (skip comp) of 1%
above nominal VOUTx, the corresponding converter starts switching for a minimum time period of typically 1 μs
and provides current to the load and the output capacitor. Therefore, the output voltage increases and the device
maintains switching until the output voltage trips the skip comparator threshold (skip comp) again. At this
moment, all switching activity stops and the quiescent current reduces to minimum. The output capacitor supplies
the load until the output voltage has dropped below the threshold again. Hereupon, the device starts switching
again.
The converter leaves power-save mode and enters PWM mode if the output current exceeds the IOUT_PFM_leave
current or if the output voltage falls below a second comparator threshold, called the skip-comparator-low (Skip
Comp Low) threshold. This skip-comparator-low threshold is 2% below nominal VOUTx and enables a fast
transition from power-save mode to PWM mode during a load step.
Power-save mode typically reduces the quiescent current to 19 μA for one converter and 32 μA for both
converters active. This single-skip comparator threshold method in power-save mode results in a very low
output-voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor.
Increasing output capacitor values minimizes the output ripple. One can disable the power-save mode by setting
the MODE/DATA pin to high. Both converters then operate in fixed PWM mode. Power-save mode enable or
disable applies to both converters.
14
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
Device Functional Modes (continued)
9.4.1.1 Dynamic Voltage Positioning
This feature reduces the voltage under- and overshoots at load steps from light to heavy load and from heavy to
light. Power-save-mode operation activates dynamic voltage positioning and provides more headroom for both
the voltage drop at a load step and the voltage increase when a load is switched off, which improves loadtransient behavior.
At light loads, in which the converter operates in PFM mode, the output voltage regulation is typically 1% higher
than the nominal value. In case of a load transient from light load to heavy load, the output voltage drops until it
reaches the skip comparator low threshold set to 2% below the nominal value and enters PWM mode. During a
load transition from heavy load to light load, the device also minimizes voltage overshoot because of active
regulation turning on the N-channel switch.
Smooth
increased load
+1%
Fast load transient
PFM Mode
light load
PFM Mode
light load
VOUTx_NOM
PWM Mode
medium, heavy load
PWM Mode
medium, heavy load
PWM Mode
medium, heavy load
COMP_LOW threshold –2%
Figure 7. Dynamic Voltage Positioning
9.4.1.2 Soft Start
The two converters have an internal soft-start circuit that limits the inrush current during startup. Figure 8 shows
control of the output-voltage ramp-up during soft start. The device is able to start into a pre-biased output
capacitor.
ENx
95%
5%
VOUTx
tRamp
tStartup
Figure 8. Soft Start
9.4.1.3 100% Duty-Cycle Low-Dropout Operation
The converters offer a low input-to-output voltage difference while still maintaining operation with the use of the
100% duty-cycle mode. In this mode, the P-channel switch is constantly on. This is particularly useful in batterypowered applications to achieve longest operation time by taking full advantage of the whole battery-voltage
range. The minimum input voltage to maintain regulation depends on the load current and output voltage, which
one can calculate as:
(
VINmin = VOUTx max + IOUTx max ´ rDS(on)max + RL
Copyright © 2010–2020, Texas Instruments Incorporated
)
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
15
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
Device Functional Modes (continued)
with
•
•
•
•
IOUTxmax = maximum output current plus inductor ripple current
rDS(on)max = maximum P-channel switch rDS(on)
RL = dc resistance of the inductor
VOUTxmax = nominal output voltage plus maximum output-voltage tolerance
(3)
With decreasing load current, the device automatically switches into pulse-skipping operation, in which the power
stage operates intermittently based on load demand. Running cycles periodically minimizes the switching losses,
and the device runs with a minimum quiescent current, maintaining high efficiency.
9.4.1.4 Undervoltage Lockout
The undervoltage lockout circuit prevents the device from malfunction at low input voltages and from excessive
discharge of the battery, and disables the converters. The undervoltage lockout threshold is typically 1.5 V and a
maximum of 2.35 V. In case the interface overwrites the default register values, the new values in the registers
REG_DEF_1_High, REG_DEF_1_Low and REG_DEF_2 remain valid as long the supply voltage does not fall
below the undervoltage lockout threshold, independent of disabling of the converters.
9.4.2 Mode Selection
The MODE/DATA pin allows mode selection between forced PWM mode and power-save mode for both
converters. Furthermore, this pin is a multipurpose pin and provides (besides mode selection) a one-pin interface
to receive serial data from a host to set the output voltage, as described in the EasyScale Interface section.
Connecting this pin to GND enables the automatic PWM and power-save-mode operation. The converters
operate in fixed-frequency PWM mode at moderate-to-heavy loads, and in the PFM mode during light loads,
maintaining high efficiency over a wide load-current range.
Pulling the MODE/DATA pin high forces both converters to operate constantly in the PWM mode, even at light
load currents. The advantage is that the converters operate with a fixed frequency, allowing simple filtering of the
switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the powersave mode during light loads. For additional flexibility, it is possible to switch from power-save mode to forced
PWM mode during operation. This allows efficient power management by adjusting the operation of the converter
to the specific system requirements.
In the case of changing the operation mode from forced PWM mode (MODE/DATA = high) to power-save mode
(MODE/DATA = 0), enabling the power-save mode occurs after a delay time of ttimeout, which is 520 μs maximum.
Setting the MODE/DATA to 1 enables forced-PWM-mode operation immediately.
9.5 Programming
9.5.1 Addressable Registers
Three registers with a data content of five bits are addressable. With 5-bit data content, 32 different values for
each register are available. Table 1 shows the addressable registers to set the output voltage when the DEF_1
pin works as a digital input. In this case, converter 1 has a related register for each DEF_1 pin condition, and one
register for converter 2. A high or low condition on pin DEF_1 (TPS62402-Q1, TPS62404-Q1, and
TPS62405-Q1) selects either the content of register REG_DEF_1_High or REG_DEF_1_Low, thus setting the
output voltage of converter 1 according to the values in Table 4.
Table 2 shows the addressable registers if the DEF_1 pin acts as an analog input with external resistors
connected. In this case, one register is available for each converter. The values in Table 5 set the output voltage
of converter 1. Table 6 shows the available voltages for converter 2. Use of a precise internal resistor divider
network to generate these output voltages makes external resistors unnecessary (less board space) and
provides higher output-voltage accuracy. Enabling at least one of the converters (EN1 or EN2 is high) activates
the interface. After the start-up time tStart (170 μs), the interface is ready for data reception.
16
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
Programming (continued)
Table 1. Addressable Registers for Default Fixed-Output Voltage Options (PIN DEF_1 = Digital Input)
DEVICE
REGISTER
TPS62402-Q1,
TPS62404-Q1,
TPS62405-Q1
DESCRIPTION
DEF_1
PIN
A1
A0
D4
D3
D2
D1
D0
REG_DEF_1_High
Converter 1 output voltage setting for
DEF_1 = High condition. The content of the
register is active with the DEF_1 pin high.
High
0
1
Output voltage setting, see Table 4
REG_DEF_1_Low
Converter 1 output voltage setting for
DEF_1 = Low condition.
Low
0
0
Output voltage setting, see Table 4
REG_DEF_2
Converter 2 output voltage
Not
applicable
1
0
Output voltage setting, see Table 6
1
1
Do not use
Table 2. Addressable Registers for Adjustable-Output Voltage Options (PIN DEF_1 = Analog Input)
DEVICE
TPS62400-Q1
REGISTER
DESCRIPTION
A1
A0
Converter 1 output-voltage setting
0
0
See Table 5
Converter 2 output voltage
1
0
See Table 6
Do not use
1
1
REG_DEF_1_High
Not available
REG_DEF_1_ Low
REG_DEF_2
D4
D3
D2
D1
D0
9.5.1.1 Bit Decoding
The bit detection is based on a PWM scheme, where the criterion is the relation between the low time and high
time of the low or high bit (tL_xB and tH_xB). Bit detection can be simplified to:
High bit: tH_HB > tL_HB, but with tH_HB at least 2× tL_HB, see Figure 9.
Low bit: tL_LB > tH_LB, but with tL_LB at least 2× tH_LB, see Figure 9.
The bit detection starts with a falling edge on the MODE/DATA pin and ends with the next falling edge. Detection
of a 0 or 1 depends on the relation between tL_xB and tH_xB.
9.5.1.2 Acknowledge
The device only applies the acknowledge condition if all of the following occurs:
• A set RFA bit requests an acknowledge
• The transmitted device address matches with the device address of the device
• Correct reception of 16 bits occurred
In this case, the device turns on the internal ACKN-MOSFET and pulls the MODE/DATA pin low for the time
tACKN, which is 520 μs maximum. The acknowledge condition is valid after an internal delay time tvalACK. This
means the internal ACKN-MOSFET turns on after tvalACK, on detection of the last falling edge of the protocol. The
master controller keeps the line low during this time.
The master device can detect the acknowledge condition with its input by releasing the MODE/DATA pin after
tvalACK and reading back a 0.
In case of an invalid device address, or not-correctly-received protocol, application of a no-acknowledge
condition does not occur; thus, the internal MOSFET does not turn on, and the external pullup resistor pulls the
MODE/DATA pin high after tvalACK. One can use the MODE/DATA pin again after the acknowledge condition
ends.
NOTE
The master device must have an open-drain output in order to request the acknowledge
condition.
In case of a push-pull output stage, TI recommends using a series resistor in the MODE/DATA line to limit the
current to 500 μA in case of an accidentally requested acknowledge, to protect the internal ACKN-MOSFET.
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
17
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
9.5.1.3 Mode Selection
Use of the MODE/DATA pin for two functions, interface and mode selection, necessitates a determination of
when to decode the bit stream or to change the operation mode.
The device enters forced PWM mode operation immediately whenever the MODE/DATA pin turns to high level.
The device also stays in forced PWM mode during the entire protocol reception time.
With a falling edge on the MODE/DATA pin, the device starts bit decoding. If the MODE/DATA pin stays low for
at least ttimeout, the device gets an internal time-out and enables power-save-mode operation.
The device ignores a protocol sent within this time because the first interpretation of a falling edge for the mode
change is at the start of the first bit. In this case, TI recommends sending the protocol first, and then changing to
power-save mode at the end of the protocol.
DATA IN
Start
Start
Device Address
DA7 DA6 DA5 DA4
0
1
0
0
DATABYTE
DA3 DA2 DA1
1
1
1
DA0 EOS Start RFA
0
A1
A0
D4
D3
D2
D1
D0
EOS
DATA OUT
ACK
Figure 9. EasyScale Protocol Overview
Table 3. EasyScale Bit Description
BYTE
BIT
NUMBER
NAME
TRANSMISSION
DIRECTION
Device
address
byte
7
DA7
IN
0 MSB device address
6
DA6
IN
1
5
DA5
IN
0
4
DA4
IN
0
3
DA3
IN
1
2
DA2
IN
1
1
DA1
IN
1
0
DA0
IN
0 LSB device address
7 (MSB)
RFA
IN
Request for acknowledge; if high, the device applies an acknowledge condition.
6
A1
Address bit 1
5
A0
Address bit 0
4
D4
Data bit 4
3
D3
Data bit 3
2
D2
Data bit 2
1
D1
Data bit 1
0 (LSB)
D0
Data bit 0
4E hex
Data
byte
ACK
OUT
DESCRIPTION
Acknowledge condition active 0, the device applies this condition only in the case of
a set RFA bit. Open-drain output, the host must pull the line high with a pullup
resistor.
One can only use this feature if the master has an open-drain output stage. In case
of a push-pull output stage, do not request an acknowledge condition.
tStart
DATA IN
tStart
Address Byte
DATA Byte
Mode, Static
Mode, Static
High or Low
High or Low
DA7
DA0
0
0
tEOS
RFA
D0
0
1
tEOS
Figure 10. EasyScale Protocol Without Acknowledge
18
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
tStart
DATA IN
tStart
Address Byte
DATA Byte
Mode, Static
Mode, Static
High or Low
High or Low
DA7
DA0
0
0
tEOS
RFA
D0
1
1
tvalACK
Acknowledge
true, Data Line
Controller needs to
ACKN
pulled down by
tACKN
device
Pullup Data Line via a
DATA OUT
Acknowledge
resistor to detect ACKN
false, no pull
down
Figure 11. EasyScale Protocol Including Acknowledge
tH_LB
tL_LB
tH_HB
tL_HB
Low Bit
High Bit
(Logic 0)
(Logic 1)
Figure 12. EasyScale – Bit Coding
MODE/DATA
ttimeout
Power Save Mode
Power Save Mode
Forced PWM MODE
Figure 13. MODE/DATA PIN: Mode Selection
tStart
tStart Address Byte
DATA Byte
MODE/DATA
tEOS
tEOS
ttimeout
Power Save Mode
Forced PWM MODE
Power Save Mode
Figure 14. MODE/DATA Pin: Power-Save-Mode and Interface Communication
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
19
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
Table 4. Selectable Output Voltages for Converter 1,
With Pin DEF_1 as Digital Input (TPS62402-Q1)
20
TPS62402-Q1 OUTPUT
VOLTAGE [V]
REGISTER REG_DEF_1_LOW
TPS62402-Q1 OUTPUT
VOLTAGE [V]
REGISTER REG_DEF_1_HIGH
D4
D3
D2
D1
D0
0
0.8
0.9
0
0
0
0
0
1
0.825
0.925
0
0
0
0
1
2
0.85
0.95
0
0
0
1
0
3
0.875
0.975
0
0
0
1
1
4
0.9
1.0
0
0
1
0
0
5
0.925
1.025
0
0
1
0
1
6
0.95
1.050
0
0
1
1
0
7
0.975
1.075
0
0
1
1
1
8
1.0
1.1
0
1
0
0
0
9
1.025
1.125
0
1
0
0
1
10
1.050
1.150
0
1
0
1
0
11
1.075
1.175
0
1
0
1
1
12
1.1
1.2
0
1
1
0
0
13
1.125
1.225
0
1
1
0
1
14
1.150
1.25
0
1
1
1
0
15
1.175
1.275
0
1
1
1
1
16
1.2 (default TPS62402-Q1)
1.215 (default TPS62405-Q1)
1.3
1
0
0
0
0
17
1.225
1.325
1
0
0
0
1
18
1.25
1.350
1
0
0
1
0
19
1.275
1.375
1
0
0
1
1
20
1.3
1.4
1
0
1
0
0
21
1.325
1.425
1
0
1
0
1
22
1.350
1.450
1
0
1
1
0
23
1.375
1.475
1
0
1
1
1
24
1.4
1.5
1
1
0
0
0
25
1.425
1.525
1
1
0
0
1
26
1.450
1.55
1
1
0
1
0
27
1.475
1.575
1
1
0
1
1
28
1.5
1.6
1
1
1
0
0
29
1.525
1.7
1
1
1
0
1
30
1.55
1.8 (default TPS62402-Q1)
1
1
1
1
0
31
1.575 (default TPS62404-Q1)
1.9 (default TPS62404-Q1)
1.925 (default TPS62405-Q1)
1
1
1
1
1
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
Table 5. Selectable Output Voltages for Converter 1,
With DEF1 Pin as Analog Input (Adjustable, TPS62400-Q1)
0
TPS62400-Q1 OUTPUT VOLTAGE [V]
REGISTER REG_DEF_1_LOW
D4
D3
D2
D1
D0
VOUT1 Adjustable with Resistor Network on DEF_1 Pin (default
TPS62400-Q1)
0
0
0
0
0
0.6 V with DEF_1 connected to VOUT1 (default TPS62400-Q1)
1
0.825
0
0
0
0
1
2
0.85
0
0
0
1
0
3
0.875
0
0
0
1
1
4
0.9
0
0
1
0
0
5
0.925
0
0
1
0
1
6
0.95
0
0
1
1
0
7
0.975
0
0
1
1
1
8
1
0
1
0
0
0
9
1.025
0
1
0
0
1
10
1.05
0
1
0
1
0
11
1.075
0
1
0
1
1
12
1.1
0
1
1
0
0
13
1.125
0
1
1
0
1
14
1.15
0
1
1
1
0
15
1.175
0
1
1
1
1
16
1.2
1
0
0
0
0
17
1.225
1
0
0
0
1
18
1.25
1
0
0
1
0
19
1.275
1
0
0
1
1
20
1.3
1
0
1
0
0
21
1.325
1
0
1
0
1
22
1.35
1
0
1
1
0
23
1.375
1
0
1
1
1
24
1.4
1
1
0
0
0
25
1.425
1
1
0
0
1
26
1.45
1
1
0
1
0
27
1.475
1
1
0
1
1
28
1.5
1
1
1
0
0
29
1.525
1
1
1
0
1
30
1.55
1
1
1
1
0
31
1.575
1
1
1
1
1
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
21
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
Table 6. Selectable Output Voltages for Converter 2,
(ADJ2 Connected to VOUT2)
0
OUTPUT VOLTAGE [V]
FOR REGISTER REG_DEF_2
D4
D3
D2
D1
D0
VOUT2 Adjustable with resistor network and Cff on ADJ2 pin
(default TPS62400-Q1)
0
0
0
0
0
0.6 V with ADJ2 pin directly connected to VOUT2 (default
TPS62400-Q1)
22
1
0.85
0
0
0
0
1
2
0.9
0
0
0
1
0
3
0.95
0
0
0
1
1
4
1
0
0
1
0
0
5
1.05
0
0
1
0
1
6
1.1
0
0
1
1
0
7
1.15
0
0
1
1
1
8
1.2
0
1
0
0
0
9
1.25
0
1
0
0
1
10
1.3
0
1
0
1
0
11
1.35
0
1
0
1
1
12
1.4
0
1
1
0
0
13
1.45
0
1
1
0
1
14
1.5
0
1
1
1
0
15
1.55
0
1
1
1
1
16
1.6
1
0
0
0
0
17
1.7
1
0
0
0
1
18
1.8
1
0
0
1
0
19
1.85
1
0
0
1
1
20
2
1
0
1
0
0
21
2.1
1
0
1
0
1
22
2.2
1
0
1
1
0
23
2.3
1
0
1
1
1
24
2.4
1
1
0
0
0
25
2.5
1
1
0
0
1
26
2.6
1
1
0
1
0
27
2.7
1
1
0
1
1
28
2.8
1
1
1
0
0
29
2.85
1
1
1
0
1
30
3
1
1
1
1
0
31
3.3 (default TPS62402-Q1, TPS62404-Q1)
3.35 (default TPS62405-Q1)
1
1
1
1
1
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
10 Application and Implementation
NOTE
Information in the following application sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
The TPS6240x-Q1 family of devices are synchronous dual step-down DC-DC converters. The devices provide
two independent output voltage rails. The following information provides guidance on selecting external
components to complete the application design.
10.2 Typical Application
TPS62400-Q1
VIN 2.5 V to 6 V
VIN
FB1
L1
CIN
10 µF
VOUT1
SW1
2.2 µH
LSP4018
R11
COUT1 2 × 10 µF
GRM21BR61A106K
DEF_1
R12
EN1
L2
EN2
VOUT2
SW2
2.2 µH
LSP4018
R21
MODE/
DATA
Cff2
33 pF
ADJ2
COUT2 2 × 10 µF
GRM21BR61A106K
R22
GND
10.2.1 Design Requirements
The step-down converter design can be adapted to different output voltage and load current needs by choosing
external components appropriate. The following design procedure is adequate for whole VIN, VOUTx and load
current range of the TPS6240x-Q1 family of devices.
10.2.2 Detailed Design Procedure
10.2.2.1 Output Voltage Setting
10.2.2.1.1 Converter 1 Adjustable Default Output-Voltage Setting: TPS62400-Q1
Calculate the output voltage as:
R11 ö
æ
VOUT1 = VREF ´ ç 1 +
÷
R12
è
ø
where
•
VREF = 0.6-V (typical) internal reference voltage
Copyright © 2010–2020, Texas Instruments Incorporated
(4)
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
23
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
Typical Application (continued)
To keep the operating current to a minimum, TI recommends selecting R12 within a range of 180 kΩ to 360 kΩ.
The sum of R12 and R11 must not exceed approximately 1 MΩ. For output voltages higher than 3.3 V, TI
recommends choosing lower values than 180 kΩ for R12. Route the DEF_1 line away from noise sources, such
as the inductor or the SW1 line. The FB1 line requires a direct connection to the output capacitor. A feedforward
capacitor is not necessary.
10.2.2.1.2 Converter 1 Fixed Default Output-Voltage Setting (TPS62402-Q1, TPS62404-Q1, and
TPS62405-Q1)
The DEF_1 pin selects output voltage VOUT1.
Pin DEF_1 = low:
• TPS62402-Q1 = 1.2 V
• TPS62404-Q1 = 1.575 V
• TPS62405-Q1 = 1.215 V
Pin DEF_1 = high:
• TPS62402-Q1 = 1.8 V
• TPS62404-Q1 = 1.9 V
• TPS62405-Q1 = 1.925 V
10.2.2.1.3 Converter 2 Adjustable Default Output-Voltage Setting (TPS62400-Q1):
One can set the output voltage of converter 2 by an external resistor network. For converter 2, the same
recommendations apply as for converter 1. In addition to that, use a 33-pF feedforward capacitor Cff2 for good
load transient response. Calculate the output voltage as:
R21 ö
æ
VOUT2 = VREF ´ ç 1 +
÷
R22
è
ø
where
•
VREF = 0.6-V (typical) internal reference voltage
(5)
10.2.2.1.4 Converter 2 Fixed Default Output-Voltage Setting
ADJ2 pin must be directly connected with VOUT2:
• TPS62402-Q1, VOUT2 default = 3.3 V
• TPS62404-Q1, VOUT2 default = 3.3 V
• TPS62405-Q1, VOUT2 default = 3.35 V
10.2.2.2 Output Filter Design (Inductor and Output Capacitor)
The converters operate with a minimum inductance of 1.75 μH and minimum capacitance of 6 μF. The device
operation is optimum with inductors of 2.2 μH to 4.7 μH and output capacitors of 10 μF to 22 μF.
24
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
Typical Application (continued)
10.2.2.2.1 Inductor Selection
Select the inductor based on its ratings for dc resistance and saturation current. The dc resistance of the inductor
directly influences the efficiency of the converter. Therefore, select an inductor with lowest dc resistance for
highest efficiency.
Equation 6 calculates the maximum inductor current under static load conditions. The saturation-current rating of
the inductor must be higher than the maximum inductor current as calculated with Equation 7. TI makes this
recommendation because during heavy load transients, the inductor current rises above the calculated value.
V
1 - OUTx
VIN
DIL = VOUTx ´
L ´ fSW
where
•
•
•
ΔIL = peak-to-peak inductor ripple current
L = inductor value
fSW = switching frequency (2.25 MHz typical)
IL max = IOUTx max
(6)
DI
+ L
2
where
•
ILmax = maximum inductor current and the highest inductor current occurs at maximum VIN
(7)
Open-core inductors have a soft saturation characteristic and they can usually handle higher inductor currents
versus a comparable shielded inductor.
A more conservative approach is to select the inductor current rating just for the maximum switch current of the
corresponding converter. Take into consideration that the core material from inductor to inductor differs, and this
difference has an impact on the efficiency.
See Table 7 and the typical application circuit examples for possible inductors.
Table 7. List of Inductors
DIMENSIONS [mm]
INDUCTOR TYPE
SUPPLIER
3.2 × 2.6 × 1
MIPW3226
FDK
3 × 3 × 0.9
LPS3010
Coilcraft
2.8 × 2.6 × 1
VLF3010
TDK
2.8 x 2.6 × 1.4
VLF3014
TDK
3 × 3 × 1.4
LPS3015
Coilcraft
3.9 × 3.9 × 1.7
LPS4018
Coilcraft
10.2.2.2.2 Output-Capacitor Selection
The advanced fast-response voltage-mode control scheme of the converters allows the use of tiny ceramic
capacitors with a typical value of 10 μF to 22 μF, without having large output-voltage under- and overshoots
during heavy load transients. Ceramic capacitors with low ESR values result in lowest output-voltage ripple, and
TI therefore recommends them. The output capacitor requires either X7R or X5R dielectric. TI does not
recommend Y5V and Z5U dielectric capacitors because of their wide variation in capacitance.
If using ceramic output capacitors, the capacitor rms ripple-current rating always meets the application
requirements. The rms ripple current can be calculated as:
V
1 - OUTx
VIN
1
IRMSCOUTx = VOUTx ´
´
L ´ fSW
2´ 3
(8)
At nominal load current, the inductive converters operate in PWM mode and the overall output voltage ripple is
the sum of the voltage spike caused by the output capacitor ESR, plus the voltage ripple caused by charging and
discharging the output capacitor:
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
25
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
VOUTx
æ
ö
VIN
1
´
´ ç
+ ESR ÷
L ´ fSW
è 8 ´ COUTx ´ fSW
ø
1-
DVOUTx = VOUTx
where the highest output-voltage ripple occurs at the highest input voltage, VIN.
(9)
At light load currents, the converters operate in power-save mode and the output-voltage ripple depends on the
output-capacitor value. The internal comparator delay and the external capacitor set the output-voltage ripple.
Higher output capacitors like 22 μF values minimize the voltage ripple in PFM mode and tighten dc output
accuracy in PFM mode.
10.2.2.2.3 Input Capacitor Selection
Because of the nature of the buck converter having a pulsating input current, the device requires a low-ESR
input capacitor to prevent large voltage transients that can cause misbehavior of the device or interference with
other circuits in the system. An input capacitor of 10 μF is sufficient.
26
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
10.2.3 Application Curves
100
100
90
90
80
80
70
70
VIN = 2.7 V
VIN = 3.6 V
Efficiency (%)
Efficiency (%)
VIN = 2.7 V
60
VIN = 3.6 V
50
VIN = 5 V
VIN = 5 V
40
Power Save Mode
MODE/DATA = 0
30
Forced PWM Mode
MODE/DATA = 1
VIN = 5 V
50
40
20
10
1
10
Output Current (mA)
100
0
0.01
1000
Forced PWM Mode
MODE/DATA = 1
Power Save Mode
MODE/DATA = 0
30
10
0.1
VIN = 5 V
60
20
0
0.01
VIN = 3.6 V
VIN = 3.6 V
0.1
1
10
100
1000
Output Current (mA)
VOUT2 = 1.8 V
VOUT2 = 3.3 V
Figure 15. Efficiency
Figure 16. TPS62400-Q1 Efficiency
100
100
IOUT2 = 100 mA
95
IOUT1 = 10 mA
90
90
IOUT2 = 10 mA
80
Efficiency (%)
Efficiency (%)
85
IOUT1 = 1 mA
IOUT1 = 200 mA
75
70
IOUT2 = 1 mA
80
70
65
60
60
55
50
50
2
3
4
5
6
3
4
5
VOUT1 = 1.575 V
VOUT2 = 3.3 V
MODE/DATA = 0
MODE/DATA = 0
Figure 18. Efficiency versus VIN
Figure 17. Efficiency versus VIN
3.400
1.854
MODE/DATA = low, PFM Mode, voltage positioning active
1.836
MODE/DATA = low, PFM Mode, voltage positioning active
VIN = 5 V
3.350
PWM Mode
Operation
PWM Mode
Operation
VIN = 4.2 V
3.300
VIN = 3.6 V
1.818
VOUT2 DC (V)
VIN = 3.6 V
VOUT2 DC (V)
6
VIN (V)
VIN (V)
VIN = 4.2 V
VIN = 5 V
MODE/DATA = high, forced PWM Mode
VIN = 5 V
VIN = 4.2 V
VIN = 3.6 V
VIN = 2.7 V
1.800
VIN = 2.7 V
VIN = 3.6 V
VIN = 4.2 V
VIN = 5 V
MODE/DATA = high, forced PWM Mode
1.782
3.250
1.764
1.746
3.200
0.01
0.10
1
10
100
IOUT2 (mA)
VOUT2 = 3.3 V
Figure 19. DC Output Accuracy
Copyright © 2010–2020, Texas Instruments Incorporated
1000
0.01
0.10
1
10
100
1000
IOUT2 (mA)
VOUT2 = 1.8 V
Figure 20. DC Output Accuracy
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
27
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
1.650
1.650
MODE/DATA = low, PFM Mode, voltage positioning active
MODE/DATA = low, PFM Mode, voltage positioning active
1.625
1.625
VIN = 4.2 V
VIN = 4.2 V
PWM Mode
Operation
VIN = 3.6 V
VIN = 2.7 V
1.575
VIN = 2.7 V
1.550
VIN = 4.2 V
VIN = 3.6 V
PWM Mode
Operation
1.600
VOUT1 DC (V)
VOUT1 DC (V)
1.600
VIN = 2.7 V
1.575
VIN = 2.7 V
1.550
MODE/DATA = high, forced PWM Mode
1.525
VIN = 3.6 V
VIN = 3.6 V
VIN = 4.2 V
MODE/DATA = high, forced PWM Mode
1.525
1.500
0.01
0.10
1
10
100
1000
1.500
0.01
0.10
1
IOUT1 (mA)
VOUT1 = 1.575 V
L1 = 2.2 μH
100
10
1000
IOUT1 (mA)
COUT1 = 22 μF
Figure 21. DC Output Accuracy
VOUT1 = 1.575 V
L1 = 3.3 μH
COUT1 = 10 μF
Figure 22. DC Output Accuracy
VOUTx = 1.8 V, 20 mV/Div
VOUTx = 1.8 V, 20 mV/Div
Inductor current 100 mA/Div
Inductor current 100 mA/Div
Time base – 400 ns/Div
Time base – 10 µs/Div
Power save mode
MODE/DATA = low
IOUTx = 10 mA
Figure 23. Light-Load Output-Voltage Ripple in PowerSave Mode
Forced PWM mode
Figure 24. Output-Voltage Ripple in Forced-PWM Mode
Forced PWM
Mode
VOUTx ripple 20 mV/Div
MODE/DATA = high
IOUTx = 10 mA
MODE/DATA 1 V/Div
Enable Power Save Mode
Entering PFM Mode
Voltage positioning active
VOUTx 20 mV/Div
Inductor current 200 mA/Div
Time base – 200 µs/Div
Time base – 200 ns/Div
PWM mode
VOUTx = 1.8 V
IOUTx = 400 mA
Figure 25. Output-Voltage Ripple in PWM Mode
28
Submit Documentation Feedback
VOUTx = 1.8 V
IOUTx = 20 mA
Figure 26. Forced PWM-to-PFM Mode Transition
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
VOUT1 = 1.575 V
50 mV/Div
VOUT1 = 1.575 V
50 mV/Div
Voltage positioning in PFM
Mode reduces voltage drop
during load step
IOUT1 200 mA/Div
PWM Mode operation
IOUT1 200 mA/Div
IOUT1 = 360 mA
IOUT1 = 360 mA
IOUT1 = 40 mA
IOUT1 = 40 mA
Time base – 50 µs/Div
Time base – 50 µs/Div
MODE/DATA = low
PWM mode
Figure 27. Load-Transient Response, PFM-to-PWM
MODE/DATA = high
Figure 28. Load-Transient Response, PWM Operation
EN1, EN2 5 V/Div
VIN 1 V/Div
VOUT1
500 mV/Div
SW1 1 V/Div
VOUT1 50 mV/Div
Icoil 500 mA/Div
Time base – 400 µs/Div
MODE/DATA = low
Time base – 200 µs/Div
VIN = 3.6 to 4.6 V
IOUT1 = 200 mA
VOUT1 = 1.575 V
Figure 29. Line-Transient Response
DEF_1 pin
2 V/Div
VIN = 3.8 V
IOUT1max = 400 mA
Figure 30. Start-up Timing, One Converter
SW1 5 V/Div
I coil1 200 mA/Div
VOUT1 = 1.8 V
VOUT1
500 mV/Div
SW2 5 V/Div
VOUT1 = 1.2 V
Icoil2 200 mA/Div
Icoil 500 mA/Div
Time base – 100 µs/Div
VIN = 3.6 V
MODE/DATA = low
Time base – 100 ns/Div
IOUT1 = 40 mA
Figure 31. TPS62402-Q1 DEF1_PIN Function for OutputVoltage Selection
Copyright © 2010–2020, Texas Instruments Incorporated
VIN = 3.6 V
VOUT1 = 1.575 V
IOUT1 = IOUT2 = 200 mA
VOUT2 = 1.8 V
Figure 32. Typical Operation
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
29
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
SW1 5 V/Div
SW1 5 V/Div
I coil1 200 mA/Div
I coil1 200 mA/Div
SW2 5 V/Div
SW2 5 V/Div
Icoil2 200 mA/Div
I coil2 200 mA/Div
Time base – 100 ns/Div
VIN = 3.6 V
Time base – 100 ns/Div
VOUT1 = 1.8 V
IOUT1 = IOUT2 = 200 mA
VOUT2 = 3 V
VIN = 3.6 V
Figure 33. Typical Operation
VOUT1 = 1.2 V
IOUT1 = IOUT2 = 200 mA
VOUT2 = 1.2 V
Figure 34. Typical Operation
MODE/DATA
2 V/Div
V OUT1 1.5 V
V OUT1 200 mV/Div
V OUT1 1.1 V
Time base – 100 µs/Div
VIN = 3.8 V
ACKN = off
REG_DEF_1_Low
IOUT1 = 150 mA
Figure 35. VOUT1 Change With EasyScale Interface
30
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
10.3 System Examples
TPS62402-Q1
VIN 2.5 V to 6 V
FB1
VIN
2.2 µH
SW1
10 µF
VOUT1 = 1.2 V
400 mA
22 µF
DEF_1
EN1
EN2
2.2 µH
SW2
MODE/
VOUT2 = 3.3 V
600 mA
22 µF
DATA
ADJ2
GND
Figure 36. TPS62402-Q1 Fixed 1.2-V and 3.3-V Outputs, Low PFM Ripple Voltage Optimized
TPS62402-Q1
VIN 2.5 V to 6 V
VIN
FB1
2.2 µH
10 µF
SW1
DEF_1
VOUT1 = 1.8 V
400 mA
22 µF
EN1
EN2
2.2 µH
SW2
MODE/
DATA
VOUT2 = 3.3 V
600 mA
22 µF
ADJ2
GND
Figure 37. TPS62402-Q1 Fixed 1.8-V and 3.3-V Outputs, Low PFM Ripple Voltage Optimized
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
31
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
System Examples (continued)
TPS62404-Q1
VIN 2.5 V to 6 V
VIN
FB1
L1
10 µF
VOUT1 = 1.575 V
400 mA
SW1
2.2 µH
COUT1
10 µF
DEF_1
EN1
EN2
SW2
L2
VOUT2 = 3.3 V
600 mA
2.2 µH
MODE/
COUT2
10 µF
DATA
ADJ2
GND
Figure 38. TPS62404-Q1 Fixed 1.575-V and 3.3-V Outputs
VIN 2.5 V to 6 V
VIN
TPS62402-Q1
TPS62405-Q1
Processor
FB1
L1
VOUT1 400 mA:
SW1
10 µF
10 µF
EN1
TPS62402-Q1 DEF_1 = 0: 1.2 V
TPS62402-Q1 DEF_1 = 1: 1.8 V
TPS62405-Q1 DEF_1 = 0: 1.215 V
TPS62405-Q1 DEF_1 = 1: 1.925 V
DEF_1
VCore_Sel
L2
EN2
SW2
MODE/
DATA
ADJ2
VCore
VOUT2 600 mA:
TPS62402-Q1: 3.3 V
TPS62405-Q1: 3.35 V
VI/O
10 µF
GND
Figure 39. Dynamic Voltage Scaling on VOUT1 Controlled by DEF_1 Pin
32
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
System Examples (continued)
TPS62405-Q1
VIN 2.5 V to 6 V
VIN
FB1
2.2 µH
VOUT1 = 1.215 V
400 mA
SW1
10 µF
10 µF
DEF_1
EN1
3.3 µH
EN2
10 µF
MODE/
DATA
VOUT2 = 3.35 V
600 mA
SW2
ADJ2
GND
Figure 40. TPS62405-Q1 1.215-V and 3.35 Outputs
11 Power Supply Recommendations
This device has no special recommendation for the power supply. TI recommends to use the values listed in the
Recommended Operating Conditions.
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
33
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
www.ti.com
12 Layout
12.1 Layout Guidelines
•
•
•
•
•
•
•
As for all switching power supplies, the layout is an important step in the design.
Place the input capacitor as close as possible to the IC pins VIN and GND, then place the inductor and output
capacitor as close as possible to the pins SW1 and GND.
Connect the GND pin of the device to the PowerPAD of the PCB and use this pad as a star point. For each
converter, use a common power GND node and a different node for the signal GND to minimize the effects of
ground noise.
Connect these ground nodes together to the PowerPAD (star point) underneath the IC. Keep the common
path to the GND PIN, which returns the small signal components and the high current of the output
capacitors, as short as possible to avoid ground noise.
Connect the output voltage-sense lines (FB 1, DEF_1, ADJ2) right to the output capacitor and route them
away from noisy components and traces (for example, the SW1 and SW2 lines).
If operating the EasyScale interface with high transmission rates, route the MODE/DATA trace away from the
ADJ2 line to avoid capacitive coupling into the ADJ2 pin.
A GND guard ring between the MODE/DATA pin and ADJ2 pin avoids potential noise coupling.
12.2 Layout Example
CIN
CO2
CO1
L2
L1
Figure 41. Layout Diagram
34
Submit Documentation Feedback
Copyright © 2010–2020, Texas Instruments Incorporated
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1
www.ti.com
SLVSA67F – FEBRUARY 2010 – REVISED APRIL 2020
13 Device and Documentation Support
13.1 Device Support
13.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
13.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 8. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPS62400-Q1
Click here
Click here
Click here
Click here
Click here
TPS62402-Q1
Click here
Click here
Click here
Click here
Click here
TPS62404-Q1
Click here
Click here
Click here
Click here
Click here
TPS62405-Q1
Click here
Click here
Click here
Click here
Click here
13.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
13.4 Trademarks
EasyScale, the EasyScale, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
13.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2010–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1
35
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS62400QDRCRQ1
ACTIVE
VSON
DRC
10
3000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 125
SHI
TPS62402QDRCRQ1
ACTIVE
VSON
DRC
10
3000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 125
SJS
TPS62404QDRCRQ1
ACTIVE
VSON
DRC
10
3000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 125
OET
TPS62405QDRCRQ1
ACTIVE
VSON
DRC
10
3000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 125
SJT
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
