CY22800
Universal Programmable Clock Generator
(UPCG)
Universal Programmable Clock Generator (UPCG)
Features
Functional Description
■
Spread spectrum, VCXO, and frequency select
■
Input frequency range:
❐ Crystal: 8–30 MHz
❐ CLKIN: 0.5–100 MHz
■
Output frequency:
❐ Commercial: 1–200 MHz
❐ Industrial: 1–166 MHz
■
Integrated phase-locked loop
■
Low jitter, high accuracy outputs
The CY22800 is a multi-function clock generator that supports
various applications in consumer and communications markets.
The device uses the Cypress proprietary PLL along with spread
spectrum and VCXO technology to make it one of the most
versatile clock synthesizers in the marketplace. The CY22800 is
a field-programmable synthesizer that can be programmed using
an easy-to-use programmer dongle, CY36800, with one of many
predefined configuration files for fast sample generation of
prototype builds. The CY22800 is a reprogrammable device that
can be programmed up to 100 times. The latest configurations
available for this device are summarized in CY22800
Configurations on page 5.
■
3.3 V operation
For a complete list of related documentation, click here.
■
8-pin SOIC package
Logic Block Diagram
XIN/CLKIN
OSC
XOUT
VCXO
Q
CLKC
P
FS2
CLKB
CLKA
PLL
FS1
FS0
(with modulation control)
VDD
Cypress Semiconductor Corporation
Document Number: 001-07704 Rev. *I
OUTPUT
DIVIDER
VCO
•
198 Champion Court
VSS
•
San Jose, CA 95134-1709
•
408-943-2600
Revised October 10, 2017
CY22800
Contents
Pin Configurations ........................................................... 3
Pin Definitions .................................................................. 3
Spread Spectrum Clock Generation (SSCG) ................. 4
VCXO ................................................................................. 4
VCXO Profile ............................................................... 4
CY22800 Configurations .................................................. 5
Cypress Programmable Clocks .................................... 10
Absolute Maximum Conditions ..................................... 11
Recommended Operating Conditions .......................... 11
Pullable Crystal Specifications ..................................... 11
Recommended Crystal Specifications ......................... 12
DC Electrical Specifications .......................................... 12
Thermal Resistance ........................................................ 12
AC Electrical Characteristics ........................................ 13
Test Circuit ...................................................................... 13
Document Number: 001-07704 Rev. *I
Timing Definitions .......................................................... 13
Ordering Information ...................................................... 14
Ordering Code Definitions ......................................... 14
Package Diagram ............................................................ 15
Acronyms ........................................................................ 16
Document Conventions ................................................. 16
Units of Measure ....................................................... 16
Document History Page ................................................. 17
Sales, Solutions, and Legal Information ...................... 18
Worldwide Sales and Design Support ....................... 18
Products .................................................................... 18
PSoC® Solutions ...................................................... 18
Cypress Developer Community ................................. 18
Technical Support ..................................................... 18
Page 2 of 18
CY22800
Pin Configurations
Figure 1. 8-pin SOIC (150 Mils) pinout
CY22800
XIN/CLKIN
1
8
XOUT
VDD
FS0/VCXO
2
7
3
6
CLKC/FS2/VSS
CLKA/FS0
VSS
4
5
CLKB/FS1
Pin Definitions
Name
Pin Number
Description
XIN
1
Reference input; crystal or external clock
VDD
2
3.3 V voltage supply
FS0/VCXO
3
Frequency select 0/VCXO analog control voltage [1]
VSS
4
Ground
CLKB/FS1
5
Clock output B/frequency select 1 [1]
CLKA/FS0
6
Clock output A/frequency select 0 [1]
CLKC/FS2/VSS
7
Clock output C/frequency select 2/VSS [1]
XOUT
8
Reference output (No Connect when the reference is a clock)
Note
1. Pin definition changes for different configurations. Refer to the specific one-page data sheet for more details.
Document Number: 001-07704 Rev. *I
Page 3 of 18
CY22800
Spread Spectrum Clock Generation (SSCG)
VCXO
The CY22800 can generate spread spectrum clocks (SSCG) to
reduce EMI found in today’s high-speed digital electronic
systems.
One of the key components of the CY22800 device is the VCXO.
The VCXO is used to “pull” the reference crystal higher or lower
in order to lock the system frequency to an external source. This
is ideal for applications where the output frequency needs to
track along with an external reference frequency that is
constantly shifting.
The device uses proprietary spread spectrum clock (SSC)
technology to synthesize and modulate the frequency of the
input clock. By modulating the frequency of the clock, the
measured EMI at the fundamental and harmonic frequencies is
greatly reduced. This reduction in radiated energy can
significantly reduce the cost of complying with regulatory agency
(EMC) requirements and improve time to market without
degrading system performance.
A special pullable crystal must be used in order to have adequate
VCXO pull range. Pullable Crystal specifications are included in
this data sheet.
VCXO Profile
The CY22800 uses a preprogrammed configuration of memory
arrays to synthesize output frequency and offers eight different
spread percentages (refer to the CY22800 Configurations on
page 5 – Code numbers -015 to -022), and an additional option
to turn the spread on and off.
Figure 2 shows an example of what a VCXO profile looks like.
The analog voltage input is on the X-axis and the PPM range is
on the Y-axis. An increase in the VCXO input voltage results in a
corresponding increase in the output frequency. This has the
effect of moving the PPM from a negative to positive offset.
For the above-mentioned configurations, the modulation
frequency varies with the reference frequency as follows:
Figure 2. VCXO Profile
200
150
mod
f ref
1000
100
Tuning [ppm]
f
50
0
-50
0
0.5
1
1.5
2
2.5
3
3.5
-100
-150
-200
VCXO input [V]
Document Number: 001-07704 Rev. *I
Page 4 of 18
CY22800
CY22800 Configurations
Code #
Code name
Input Freq. (MHz)
Output Freq. (MHz)
SS VCXO
Commercial Temperature Range
CY22800-001A X2 Multiplier
CLKIN: 0.5–100
XTAL: 8–30
CLKA: 1–200 or REFOUT
N
N
CY22800-002A X3 Multiplier
CLKIN: 0.5–66.66
XTAL: 8–30
CLKA: 1.5–200 or REFOUT
N
N
CY22800-003A X4 Multiplier
CLKIN: 0.5–50
XTAL: 8–30
CLKA: 2–200 or REFOUT
N
N
CY22800-004A X5 Multiplier
CLKIN: 0.5–40
XTAL: 8–30
CLKA: 2.5–200 or REFOUT
N
N
CY22800-005A X6 Multiplier
CLKIN: 0.5–33.33
XTAL: 8–30
CLKA: 3–200
CLKB: REFOUT
N
N
CY22800-006A X8 Multiplier
CLKIN: 0.5–25
XTAL: 8–25
CLKA: 4–200
CLKB: REFOUT
N
N
multiplier for consumer &
CY22800-007A Clock
communication applications
14.318 [2]
CLKA: 33.33, 66.66, 50, 75, 80,
100, 133.33
See D/S
N
N
multiplier for consumer &
CY22800-008A Clock
communication applications
14.318 [2]
CLKA: 12, 24, 48, 60, 62.5,
106.25, 125
See D/S
N
N
multiplier for consumer &
CY22800-009A Clock
communication applications
20 [2]
CLKA: 33.33, 66.66, 50, 75, 80,
100, 133.33
See D/S
N
N
multiplier for consumer &
CY22800-010A Clock
communication applications
20 [2]
CLKA: 12, 24, 48, 60, 62.5,
106.25, 125
See D/S
N
N
Clock multiplier for consumer &
communication applications
25 [2]
CLKA: 33.33, 66.66, 50, 75, 80,
100, 133.33
See D/S
N
N
multiplier for consumer &
CY22800-012A Clock
communication applications
25 [2]
CLKA: 12, 24, 48, 60, 62.5,
106.25, 125
See D/S
N
N
multiplier for consumer &
CY22800-013A Clock
communication applications
27 [2]
CLKA: 33.33, 66.66, 50, 75, 80,
100, 133.33
See D/S
N
N
multiplier for consumer &
CY22800-014A Clock
communication applications
27 [2]
CLKA: 12, 24, 48, 60, 62.5,
106.25, 125
See D/S
N
N
CY22800-011A
Note
2. Fixed CLKIN/Xtal frequency. Refer to the one page data sheet corresponding to the Code # for detailed input and output ranges.
Document Number: 001-07704 Rev. *I
Page 5 of 18
CY22800
CY22800 Configurations (continued)
Code #
Code name
Input Freq. (MHz)
Output Freq. (MHz)
SS VCXO
spectrum for consumer CLKIN: 25.0–100.0
CY22800-015A Spread
and communication applications XTAL: 25.0–30.0
CLKA: REF (spread ±0.25% or
off)
CLKB: REF or REF/2 (spread
±0.25% or off)
Y
N
spectrum for consumer CLKIN: 25.0–100.0
CY22800-016A Spread
and communication applications XTAL: 25.0–30.1
CLKA: REF (spread ±0.5% or off)
CLKB: REF or REF/2 (spread
±0.5% or off)
Y
N
spectrum for consumer CLKIN: 25.0–100.0
CY22800-017A Spread
and communication applications XTAL: 25.0–30.0
CLKA: REF (spread ±0.75% or
off)
CLKB: REF or REF/2 (spread
±0.75% or off)
Y
N
spectrum for consumer CLKIN: 25.0–100.0
CY22800-018A Spread
and communication applications XTAL: 25.0–30.3
CLKA: REF (spread ±1.0% or off)
CLKB: REF or REF/2 (spread
±1.0% or off)
Y
N
spectrum for consumer CLKIN: 25.0–100.0
CY22800-019A Spread
and communication applications XTAL: 25.0–30.0
CLKA: REF (spread ±1.25% or
off)
CLKB: REF or REF/2 (spread
±1.25% or off)
Y
N
spectrum for consumer CLKIN: 25.0–100.0
CY22800-020A Spread
and communication applications XTAL: 25.0–30.0
CLKA: REF (spread ±1.5% or off)
CLKB: REF or REF/2 (spread
±1.5% or off)
Y
N
spectrum for consumer CLKIN: 25.0–100.0
CY22800-021A Spread
and communication applications XTAL: 25.0–30.1
CLKA: REF (spread ±1.75% or
off)
CLKB: REF or REF/2 (spread
±1.75% or off)
Y
N
spectrum for consumer CLKIN: 25.0–100.0
CY22800-022A Spread
and communication applications XTAL: 25.0–30.0
CLKA: REF (spread ±2.0% or off)
CLKB: REF or REF/2 (spread
±2.0% or off)
Y
N
CY22800-023A MPEG-2 clock generator for DTV XTAL: 13.5
and STB w/ VCXO
CLKA: 27
CLKB: 54
CLKC: 27
N
Y
clock generator for DTV XTAL: 13.5
CY22800-024A MPEG-2
and STB w/ VCXO
CLKA:13.5
CLKB: 54
CLKC: 27
N
Y
clock generator for DTV XTAL: 13.5/27.0 (Selectable)
CY22800-025A MPEG-2
and STB w/ VCXO
CLKB: 27, 27
N
Y
clock generator for DTV XTAL: 13.5/27.0 (Selectable)
CY22800-026A MPEG-2
and STB w/ VCXO
CLKB: 27, 27
CLKC: 27, 27
N
Y
clock generator for DTV XTAL: 27
CY22800-027A MPEG-2
and STB w/ VCXO
CLKB: 27, 27
CLKC: 27, 27.027 (–1 ppm)
N
Y
clock generator for DTV XTAL: 27
CY22800-028A MPEG-2
and STB w/ VCXO
CLKB: 27, 27
CLKC: 27, 27.027 (0 ppm)
N
Y
STB clock generator
CY22800-029A HDTV,
(USB/Ethernet/iLink clock)
XTAL/CLKIN: 27
CLKA: 24.576, 25, 20, 48
CLKB: 27
N
N
HDTV, STB clock generator
CY22800-030A (Ethernet/PCI/Microprocessor
clock)
XTAL/CLKIN: 27
CLKA: 25, 20
CLKB: 27
CLKC: 33.33, 66.66
N
N
HDTV, STB clock generator
CY22800-031A (PCI/Microprocessor clock)
XTAL/CLKIN: 48
CLKA: 33.33, 66.66, 100, 133.33
CLKB: 48
N
N
STB clock generator (pixel XTAL/CLKIN: 27
CY22800-032A HDTV,
clocks)
CLKA: 74.25, 74.175824, 148.5,
148.351648
CLKB: 27
N
N
clock generator for HDTV XTAL/CLKIN: 27
CY22800-033A Audio
& STB (256fs)
CLKA: (32K, 44.1K, 48K) × 256
CLKB: 27
N
N
Document Number: 001-07704 Rev. *I
Page 6 of 18
CY22800
CY22800 Configurations (continued)
Code #
Code name
Input Freq. (MHz)
Output Freq. (MHz)
SS VCXO
clock generator for HDTV XTAL/CLKIN: 27
CY22800-034A Audio
& STB (384fs)
CLKA: (32K, 44.1K, 48K) × 384
CLKB: 27
N
N
clock generator for HDTV XTAL/CLKIN: 27
CY22800-035A Audio
& STB (512fs)
CLKA: (32K, 44.1K, 48K) × 512
CLKB: 27
N
N
clock generator for HDTV XTAL/CLKIN: 27
CY22800-036A Audio
& STB (768fs)
CLKA: (32K, 44.1K, 48K) × 768
CLKB: 27
N
N
spectrum clock generator XTAL/CLKIN: 14.31818
CY22800-037A Spread
for PCI and ASIC
CLKA: 33.33, 66.66, 100, 133.33
(–0.5% or off)
Y
N
spectrum clock generator XTAL/CLKIN: 14.31818
CY22800-038A Spread
for PCI and ASIC
CLKA: 33.33, 66.66, 100, 133.33
(–1.0% or off)
Y
N
spectrum clock generator XTAL/CLKIN: 14.31818
CY22800-039A Spread
for PCI and ASIC
CLKA: 33.33, 66.66, 100, 133.33
(±0.25% or off)
Y
N
Spread spectrum clock generator
CY22800-040A for PCI and ASIC
XTAL/CLKIN: 14.31818
CLKA: 33.33, 66.66, 100, 133.33
(±0.5% or off)
Y
N
spectrum clock generator XTAL/CLKIN: 27
CY22800-041A Spread
for Audio / Video Applications
CLKA: 33, 66 (spread –0.5% or
off)
CLKB: 27
Y
N
spectrum clock generator XTAL/CLKIN: 27
CY22800-042A Spread
for Audio / Video Applications
CLKA: 33, 66 (spread –1.0% or
off)
CLKB: 27
Y
N
spectrum clock generator XTAL/CLKIN: 27
CY22800-043A Spread
for Audio / Video Applications
CLKA: 33, 66 (spread ±0.25% or
off)
CLKB: 27
Y
N
spectrum clock generator XTAL/CLKIN: 27
CY22800-044A Spread
for Audio / Video Applications
CLKA: 33, 66 (spread ±0.5% or
off)
CLKB: 27
Y
N
spectrum clock generator CLKIN: 35–100
CY22800-045A Spread
with Multiplier option
CLKA: ×1, ×2, ×4 or /2 (spread
–0.5%)
CLKB: REFOUT
Y
N
spectrum clock generator CLKIN: 35–100
CY22800-046A Spread
with Multiplier option
CLKA: ×1, ×2, ×4 or /2 (spread
–1.0%)
CLKB: REFOUT
Y
N
spectrum clock generator CLKIN: 35–100
CY22800-047A Spread
with Multiplier option
CLKA: ×1, ×2, ×4 or /2 (spread
–1.5%)
CLKB: REFOUT
Y
N
spectrum clock generator CLKIN: 35–100
CY22800-048A Spread
with Multiplier option
CLKA: ×1, ×2, ×4 or /2 (spread
–2.0%)
CLKB: REFOUT
Y
N
spectrum clock generator CLKIN: 35–100
CY22800-049A Spread
with Multiplier option
CLKA: ×1, ×2, ×4 or /2 (spread
–2.5%)
CLKB: REFOUT
Y
N
spectrum clock generator XTAL/CLKIN: 14.31818
CY22800-050A Spread
for PCI and ASIC
CLKA: 33.33, 66.66, 100, 133.33
(–1.5% or off)
Y
N
CY22800-051A ×10 Multiplier
CLKIN: 0.5–20
XTAL: 8–20
CLKA: 5–200
CLKB: REFOUT
N
N
CY22800-052A ×12 Multiplier
CLKIN: 0.5–16.66
XTAL: 8–16.66
CLKA: 6–200.0
CLKB: REFOUT
N
N
CY22800-053A ×15 Multiplier
CLKIN: 0.5–13.33
XTAL: 8–13.33
CLKA: 7.5–200
CLKB: REFOUT
N
N
CY22800-054A ×20 Multiplier
CLKIN: 0.5–10
XTAL: 8–10
CLKA: 10–200
CLKB: REFOUT
N
N
CY22800-055A ×25 Multiplier
CLKIN: 0.5–8
XTAL: 8
CLKA: 12.5–200
CLKB: REFOUT
N
N
Document Number: 001-07704 Rev. *I
Page 7 of 18
CY22800
CY22800 Configurations (continued)
Code #
Code name
Input Freq. (MHz)
Output Freq. (MHz)
SS VCXO
CY22800-056A 2/3 Multiplier
CLKIN: 2.5–133
XTAL: 8–30
CLKA: 1.67–88.67
CLKB: REFOUT
N
N
CY22800-057A 4/3 Multiplier
CLKIN: 2–100
XTAL: 8–30
CLKA: 2.66–133.33
CLKB: REFOUT
N
N
CY22800-058A 3/4 Multiplier
CLKIN: 3.5–133
XTAL: 8–30
CLKA: 2.625–99.75
CLKB: REFOUT
N
N
CY22800-059A 3/2 Multiplier
CLKIN: 1.5–133
XTAL: 8–30
CLKA: 2.25–199.5
CLKB: REFOUT
N
N
CY22800-060A 2/5 Multiplier
CLKIN: 5–133
XTAL: 8–30
CLKA: 2–53.2
CLKB: REFOUT
N
N
CY22800-061A 3/5 Multiplier
CLKIN: 3.5–133
XTAL: 8–30
CLKA: 2.1–80
CLKB: REFOUT
N
N
CY22800-062A 5/6 Multiplier
CLKIN: 3–80
XTAL: 8–30
CLKA: 2.5– 66.67
CLKB: REFOUT
N
N
CY22800-063A 6/5 Multiplier
CLKIN: 2–66.67
XTAL: 8–30
CLKA: 2.4–80
CLKB: REFOUT
N
N
CY22800-064A 5/8 Multiplier
CLKIN: 2.5–80
XTAL: 8–30
CLKA: 1.56–50
CLKB: REFOUT
N
N
CY22800-065A 8/5 Multiplier
CLKIN: 2–50
XTAL: 8–30
CLKA: 3.2–80
CLKB: REFOUT
N
N
CLKA: 33, 66 (spread –1.5% or
off)
CLKB: 27
Y
N
spectrum clock generator XTAL/CLKIN: 27
CY22800-066A Spread
for Audio / Video Applications
CY22800-067A 5/4 Multiplier
CLKIN: 5–133
XTAL: 8–30
CLKA: 6–166
CLKB: REFOUT
N
N
CY22800-068A 4/5 Multiplier
CLKIN: 5–33
XTAL: 8–30
CLKA: 4–106
CLKB: REFOUT
N
N
CY22800-069A 66/64 Multiplier
CLKIN: 5–133
XTAL: 8–30
CLKA: 5–137
CLKB: REFOUT
N
N
CY22800-070A 64/66 Multiplier
CLKIN: 5–133
XTAL: 8–30
CLKA: 5–129
CLKB: REFOUT
N
N
CY22800-071A 255/238 Multiplier
CLKIN: 5–133
XTAL: 8–30
CLKA: 5–142
CLKB: REFOUT
N
N
CY22800-072A 238/255 Multiplier
CLKIN: 5–133
XTAL: 8–30
CLKA: 5–124
CLKB: REFOUT
N
N
CY22800-073A 3-Output Fanout Buffer
CLKIN: 1–133
XTAL: 8–30
CLKA = CLKB = CLKC: REFOUT N
N
Multiplier with Fanout and
CY22800-074A X2
REFOUT
CLKIN: 9–100
XTAL: 9–30
CLKA = CLKC: 18–200
CLKB: REFOUT
N
N
Multiplier with Fanout and
CY22800-075A X3
REFOUT
CLKIN: 6–66
XTAL: 8–30
CLKA = CLKC: 18–200
CLKB: REFOUT
N
N
Multiplier with Fanout and
CY22800-076A X4
REFOUT
CLKIN: 5–50
XTAL: 8–30
CLKA = CLKC: 20–200
CLKB: REFOUT
N
N
CY22800-077A /2 Clock Divider
CLKIN: 0.5–133
XTAL: 8–30
CLKA: 0.25–66.5
CLKB = CLKC: 0.25–66.5 or off
N
N
CY22800-078A /3 Clock Divider
CLKIN: 0.5–133
XTAL: 8–30
CLKA: 0.17–44.3
CLKB = CLKC: 0.17–44.3 or off
N
N
CY22800-079A /4 Clock Divider
CLKIN: 0.5–133
XTAL: 8–30
CLKA: 0.125–33.25
CLKB = CLKC: 0.125–33.25 or off N
N
CY22800-080A /5 Clock Divider
CLKIN: 0.5–133
XTAL: 8–30
CLKA: 0.1–26.6
CLKB = CLKC: 0.1–26.6 or off
N
Document Number: 001-07704 Rev. *I
N
Page 8 of 18
CY22800
CY22800 Configurations (continued)
Code #
Code name
Input Freq. (MHz)
Output Freq. (MHz)
SS VCXO
CY22800-081A /6 Clock Divider
CLKIN: 0.5–133
XTAL: 8–30
CLKA: 0.083–22.2
CLKB = CLKC: 0.083–22.2 or off
N
N
CY22800-082A /7 Clock Divider
CLKIN: 0.5–133
XTAL: 8–30
CLKA: 0.071–19
CLKB = CLKC: 0.071–19 or off
N
N
CY22800-083A /8 Clock Divider
CLKIN: 0.5–133
XTAL: 8–30
CLKA: 0.063–16.6
CLKB = CLKC: 0.063–v16.6 or off N
N
CY22800-084A /9 Clock Divider
CLKIN: 0.5–133
XTAL: 8–30
CLKA: 0.056–14.8
CLKB = CLKC: 0.056–14.8 or off
N
N
CY22800-085A /10 Clock Divider
CLKIN: 0.5–133
XTAL: 8–30
CLKA: 0.05–13.3
CLKB = CLKC: 0.05–13.3 or off
N
N
Industrial Temperature Range
CY22800-115A
Spread spectrum for consumer CLKIN: 25– 82.5
and communication applications XTAL: 25–30
CLKA: REF (spread ±0.25% or
off)
CLKB: REF or REF/2 (spread
±0.25% or off)
Y
N
CY22800-116A
Spread spectrum for consumer CLKIN: 25–82.5
and communication applications XTAL: 25–30
CLKA: REF (spread ±0.5% or off)
CLKB: REF or REF/2 (spread
±0.5% or off)
Y
N
CY22800-117A
Spread spectrum for consumer CLKIN: 25–82.5
and communication applications XTAL: 25 - 30
CLKA: REF (spread ±0.75% or
off)
CLKB: REF or REF/2 (spread
±0.75% or off)
Y
N
CY22800-118A
Spread spectrum for consumer CLKIN: 25–82.5
and communication applications XTAL: 25–30
CLKA: REF (spread ±1.0% or off)
CLKB: REF or REF/2 (spread
±1.0% or off)
Y
N
CY22800-119A
Spread spectrum for consumer CLKIN: 25–82.5
and communication applications XTAL: 25–30
CLKA: REF (spread ±1.25% or
off)
CLKB: REF or REF/2 (spread
±1.25% or off)
Y
N
spectrum for consumer CLKIN: 25–82.5
CY22800-120A Spread
and communication applications XTAL: 25–30
CLKA: REF (spread ±1.5% or off)
CLKB: REF or REF/2 (spread
±1.5% or off)
Y
N
spectrum for consumer CLKIN: 25–82.5
CY22800-121A Spread
and communication applications XTAL: 25–30
CLKA: REF (spread ±1.75% or
off)
CLKB: REF or REF/2 (spread
±1.75% or off)
Y
N
spectrum clock generator CLKIN: 35–82.5
CY22800-145A Spread
with Multiplier option
CLKA: ×1, ×2, ×4 or /2 (spread
–0.5%)
CLKB: REFOUT
Y
N
spectrum clock generator CLKIN: 35–82.5
CY22800-146A Spread
with Multiplier option
CLKA: ×1, ×2, ×4 or /2 (spread
–1.0%)
CLKB: REFOUT
Y
N
spectrum clock generator CLKIN: 35–82.5
CY22800-147A Spread
with Multiplier option
CLKA: ×1, ×2, ×4 or /2 (spread
–1.5%)
CLKB: REFOUT
Y
N
spectrum clock generator CLKIN: 35–82.5
CY22800-148A Spread
with Multiplier option
CLKA: ×1, ×2, ×4 or /2 (spread
–2.0%)
CLKB: REFOUT
Y
N
CY22800-151A ×10 Multiplier
CLKIN: 0.5–16.5
XTAL: 8–16.5
CLKA: 5–165
CLKB: REFOUT
N
N
CY22800-152A ×12 Multiplier
CLKIN: 0.5–13.75
XTAL: 8–13.75
CLKA: 6–165
CLKB: REFOUT
N
N
CY22800-153A ×15 Multiplier
CLKIN: 0.5–11
XTAL: 8–11
CLKA: 7.5–165
CLKB: REFOUT
N
N
Document Number: 001-07704 Rev. *I
Page 9 of 18
CY22800
CY22800 Configurations (continued)
Code #
Code name
Input Freq. (MHz)
Output Freq. (MHz)
SS VCXO
CY22800-154A ×20 Multiplier
CLKIN: 0.5–8.25
XTAL: 8–8.25
CLKA: 10–165
CLKB: REFOUT
N
N
CY22800-155A ×25 Multiplier
CLKIN: 0.5–6.6
XTAL: 8–6.6
CLKA: 12.5–165
CLKB: REFOUT
N
N
CY22800-156A 2/3 Multiplier
CLKIN: 2.5–82.5
XTAL: 8–30
CLKA: 1.67–55
CLKB: REFOUT
N
N
CY22800-157A 4/3 Multiplier
CLKIN: 1.5–82.5
XTAL: 8–27.5
CLKA: 2–110
CLKB: REFOUT
N
N
CY22800-158A 3/4 Multiplier
CLKIN: 3.5–110
XTAL: 8–30
CLKA: 2.625–82.5
CLKB: REFOUT
N
N
CY22800-159A 3/2 Multiplier
CLKIN: 1.5–110
XTAL: 8–27.5
CLKA: 2.25–165
CLKB: REFOUT
N
N
CY22800-160A 2/5 Multiplier
CLKIN: 5–133
XTAL: 8–30
CLKA: 2–53.2
CLKB: REFOUT
N
N
CY22800-161A 3/5 Multiplier
CLKIN: 3.5–110
XTAL: 8–30
CLKA: 2.1–66
CLKB: REFOUT
N
N
CY22800-162A 5/6 Multiplier
CLKIN: 3–66
XTAL: 8–30
CLKA: 2.5–55
CLKB: REFOUT
N
N
CY22800-163A 6/5 Multiplier
CLKIN: 2–55
XTAL: 8–30
CLKA: 2.4–66
CLKB: REFOUT
N
N
CY22800-164A 5/8 Multiplier
CLKIN: 2.5–80
XTAL: 8–30
CLKA: 1.56–50
CLKB: REFOUT
N
N
CY22800-165A 8/5 Multiplier
CLKIN: 2–41.25
XTAL: 8–30
CLKA: 3.2–66
CLKB: REFOUT
N
N
Absolute Maximum Conditions
Min
Max
Unit
VDD
Parameter
Supply voltage
Description
–0.5
4.6
V
TS
Storage temperature
–65
125
°C
TJ
Junction temperature
–
125
°C
Digital inputs
VSS – 0.3
VDD + 0.3
V
Digital outputs referred to VDD
VSS – 0.3
VDD + 0.3
V
2
–
kV
Electro-static discharge
Document Number: 001-07704 Rev. *I
Page 10 of 18
CY22800
Recommended Operating Conditions
Parameter
Description
VDD
Operating voltage
TA
Ambient temperature, commercial grade
Ambient temperature, industrial grade
Min
Typ
Max
Unit
3.14
3.3
3.47
V
0
–
70
°C
–40
–
85
°C
–
–
15
pF
CLOAD
Max. load capacitance on the CLK output
fREF[3]
Reference frequency
0.5
–
100
MHz
tPU
Power up time for all VDDs to reach minimum specified voltage (power
ramps must be monotonic)
0.05
–
500
ms
Min
Typ
Max
Unit
Pullable Crystal Specifications
For VCXO Application Only
Parameter
Name
CLNOM
Crystal load capacitance
–
14
–
pF
R1
Equivalent series resistance
–
–
25
R3/R1
Ratio of third overtone mode ESR to Fundamental Mode ESR. Ratio
used because typical R1 values are much less than the maximum spec
3
–
–
–
DL
Crystal drive level. No external series resistor assumed
–
0.5
2
mW
F3SEPHI
Third overtone separation from 3 × FNOM (High Side)
300
–
–
ppm
F3SEPLO
Third overtone separation from 3 × FNOM (Low Side)
–
–
–150
ppm
C0
Crystal shunt capacitance
–
–
7
pF
C0/C1
Ratio of Shunt to motional capacitance
180
–
250
C1
Crystal motional capacitance
14.4
18
21.6
fF
Min
Typ
Max
Unit
8
–
30
MHz
–
12
–
pF
Recommended Crystal Specifications
For all other Applications
Parameter
Name
Description
FNOM
Nominal crystal frequency
Parallel resonance, fundamental
mode, and AT cut
CLNOM
Nominal load capacitance
R1
Equivalent series resistance
(ESR)
Fundamental mode
–
35
50
DL
Crystal drive level
No external series resistor assumed
–
0.5
2
mW
Note
3. Configuration dependent, see the one-page documents.
Document Number: 001-07704 Rev. *I
Page 11 of 18
CY22800
DC Electrical Specifications
Parameter
Name
Description
Min
Typ
Max
Unit
IOH
Output high current
VOH = VDD – 0.5 V,
VDD = 3.3 V (source)
12
24
–
mA
IOL
Output low current
VOL = 0.5 V, VDD = 3.3 V (sink)
12
24
–
mA
CIN1
Input capacitance
All input pins except XIN and XOUT
–
–
7
pF
CIN2
Input capacitance
XIN and XOUT pins for non-VCXO
applications
–
24
–
pF
IIH
Input high current
VIH = VDD
–
5
10
A
IIL
Input low current
VIL = 0 V
50
fXO
VCXO pullability range
VVCXO
VCXO input range
VIH
Input high voltage
VIL
Input low voltage
A
–
–
±150
–
0
–
VDD
V
CMOS levels, 70% of VDD
0.7
–
–
VDD
CMOS levels, 30% of VDD
–
–
0.3
VDD
ppm
Thermal Resistance
Parameter[4]
Description
θJA
Thermal resistance
(junction to ambient)
θJC
Thermal resistance
(junction to case)
Test Conditions
8-pin SOIC
Unit
Test conditions follow standard test methods and
procedures for measuring thermal impedance, in
accordance with EIA/JESD51.
131
°C/W
41
°C/W
Note
4. These parameters are guaranteed by design and are not tested.
Document Number: 001-07704 Rev. *I
Page 12 of 18
CY22800
AC Electrical Characteristics
(VDD = 3.3 V)
Min
Typ
Max
Unit
DC
Parameter
Output duty cycle
Name
Duty cycle is defined in Figure 4,
50% of VDD
Description
45
50
55
%
t3
Rising edge slew rate
Output clock rise time,
20%–80% of VDD
0.8
1.4
–
V/ns
t4
Falling edge slew rate
Output clock fall time,
80%–20% of VDD
0.8
1.4
–
V/ns
t10
PLL Lock Time
–
–
3
ms
Test Circuit
Figure 3. Test Circuit Diagram
VDD
0.1F
OUTPUTS
CLKout
CLOAD
GND
Timing Definitions
Figure 4. Duty Cycle Definition; DC = t2/t1
t1
t2
CLK
50%
50%
Figure 5. Rise and Fall Time Definitions
t3
t4
80%
CLK
Document Number: 001-07704 Rev. *I
20%
Page 13 of 18
CY22800
Ordering Information
Ordering Code
Package Type
Operating Range
Operating Voltage
CY22800KFXC
8-pin SOIC
Commercial
3.3 V
CY22800KFXCT
8-pin SOIC – Tape and Reel
Commercial
3.3 V
CY22800KFXI
8-pin SOIC
Industrial
3.3 V
CY22800KFXIT
8-pin SOIC – Tape and Reel
Industrial
3.3 V
Ordering Code Definitions
CY 22800 K
X
X
X - XXX
A
X
Package Type: X = blank or T
blank = Tube; T = Tape and Reel
Fixed
Dash Code for Factory Programmed Device only
Temperature range: X = C or I
C = Commercial = 0 °C to +70 °C; I = Industrial = –40 °C to +85 °C
Pb-free
X = F or blank
F = Field Programmable Device; blank = Factory Programmable Device
Foundry Manufacturing
Base Part Number
Company ID: CY = Cypress
Document Number: 001-07704 Rev. *I
Page 14 of 18
CY22800
Package Diagram
Figure 6. 8-pin SOIC (150 Mils) S0815/SZ815/SW815 Package Outline, 51-85066
51-85066 *I
Document Number: 001-07704 Rev. *I
Page 15 of 18
CY22800
Acronyms
Document Conventions
Table 1. Acronyms used in this Document
Units of Measure
Acronym
Description
Table 2. Units of Measure
ASIC
application-specific integrated circuit
CMOS
complementary metal oxide semiconductor
°C
DTV
digital television
fF
femtofarad
EMC
electromagnetic compatibility
kV
kilovolt
EMI
Electromagnetic Interference
MHz
megahertz
ESR
equivalent series resistance
A
microampere
HDTV
high-definition television
PCI
peripheral component interface
PLL
phase-locked loop
QFN
quad flat no-lead
SOIC
small outline integrated circuit
SSC
supervisory system call
ppm
parts per million
SSCG
spread spectrum clock generator
%
percent
STB
set-top box
pF
picofarad
TSSOP
thin-shrink small outline package
V
volt
UPCG
universal programmable clock generator
VCXO
voltage controlled crystal oscillator
Document Number: 001-07704 Rev. *I
Symbol
Unit of Measure
degree Celsius
F
microfarad
mA
milliampere
ms
millisecond
mW
milliwatt
ns
nanosecond
ohm
Page 16 of 18
CY22800
Document History Page
Document Title: CY22800, Universal Programmable Clock Generator (UPCG)
Document Number: 001-07704
Rev.
ECN No.
Orig. of
Change
Submission
Date
**
478688
KKVTMP
07/10/2006
New data sheet.
05/20/2007
Updated Features (Added Industrial Temperature information).
Updated Functional Description (Updated the sentence to read as “The
CY22800 is a reprogrammable device that can be programmed up to 100
times.”.
Updated CY22800 Configurations (Added Industrial Temperature information
and also some more codes and their respective details).
Updated Cypress Programmable Clocks (Added CY22801 and its details).
Updated Recommended Operating Conditions (Added Industrial Temperature
information).
Updated Pullable Crystal Specifications (Changed unit for C1 parameter from
pF to fF).
Updated Ordering Information (Added Industrial Temperature information).
05/25/2008
Updated Cypress Programmable Clocks:
Updated Note 3.
Updated Ordering Information:
Added part numbers CY22800FXCT, CY22800FXIT, CY22800KFXC,
CY22800KFXCT, CY22800KFXI, and CY22800KFXIT.
Added Note “Not recommended for new designs.” below.
Updated to new template.
03/22/2010
Updated Ordering Information:
Removed part numbers CY22800FXC, CY22800FXCT, CY22800FXI and
CY22800FXIT.
Removed Note “Not recommended for new designs.” below the table.
Updated Package Diagram.
Updated copyright section.
*A
*B
*C
1063800
2440628
2897294
KKVTMP
AESA
KVM
Description of Change
*D
3349379
PURU
08/26/2011
Removed Benefits.
Updated Package Diagram.
Added Ordering Code Definitions.
Added Acronyms and Units of Measure.
*E
3471796
PURU
12/21/2011
Replaced CYTRA-102004-00 with CY22800 in all instances across the
document.
*F
4491759
XHT
9/8/2014
*G
4576237
XHT
Updated Package Diagram.
Completing Sunset Review.
11/21/2014
Updated Functional Description:
Added “For a complete list of related documentation, click here.” at the end.
Updated Cypress Programmable Clocks:
Updated details in “Output Freq.” column corresponding to the parts CY22800,
CY22801, CY22392, CY22381, CY22393, CY22394/5, and CY22388/89/91.
*H
5281166
PSR
05/23/2016
Added Thermal Resistance.
Updated Package Diagram:
spec 51-85066 – Changed revision from *F to *H.
Updated to new template.
*I
5911987
XHT
10/10/2017
Removed “Cypress Programmable Clocks”.
Updated Figure 6 (spec 51-85066 *H to *I) in Package Diagram.
Updated Sales and Copyright information.
Document Number: 001-07704 Rev. *I
Page 17 of 18
CY22800
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
PSoC® Solutions
Products
ARM® Cortex® Microcontrollers
Automotive
cypress.com/arm
cypress.com/automotive
Clocks & Buffers
Interface
Internet of Things
Memory
cypress.com/clocks
cypress.com/interface
cypress.com/iot
cypress.com/memory
Microcontrollers
cypress.com/mcu
PSoC
cypress.com/psoc
Power Management ICs
Touch Sensing
USB Controllers
Wireless Connectivity
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6
Cypress Developer Community
Forums | WICED IOT Forums | Projects | Video | Blogs |
Training | Components
Technical Support
cypress.com/support
cypress.com/pmic
cypress.com/touch
cypress.com/usb
cypress.com/wireless
© Cypress Semiconductor Corporation, 2006-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document,
including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress
hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to
modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users
(either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as
provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation
of the Software is prohibited.
TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent
permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any
product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is
the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products
are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or
systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the
device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably
expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,
damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
Document Number: 001-07704 Rev. *I
Revised October 10, 2017
Page 18 of 18
工商网监
湘ICP备2023018690号
