19-1391; Rev 0; 10/98
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
____________________________Features
The MAX4551/MAX4552/MAX4553 are quad, low-voltage, single-pole/single-throw (SPST) analog switches.
Each switch is protected against ±15kV electrostatic
discharge (ESD) shocks, without latchup or damage.
On-resistance (100Ω max) is matched between switches to 4Ω max, and is flat (8Ω max) over the specified
signal range. Each switch can handle Rail-to-Rail® analog signals. The off-leakage current is only 1nA at
+25°C and 10nA at +85°C.
The MAX4551 has four normally closed (NC) switches,
and the MAX4552 has four normally open (NO) switches. The MAX4553 has two NC and two NO switches.
These CMOS switches can operate with dual power
supplies ranging from ±2V to ±6V or a single supply
between +2V and +12V. They are fully specified for single +2.7V operation.
All digital inputs have +0.8V and +2.4V logic thresholds, ensuring TTL/CMOS-logic compatibility when
using ±5V or a single +5V supply.
________________________Applications
Battery-Operated Equipment
Data Acquisition
Test Equipment
Avionics
Audio Signal Routing
♦ ±15kV ESD Protection per IEC 1000-4-2
♦ +2V to +12V Single Supply
±2V to ±6V Dual Supplies
♦ 120Ω Signal Paths with ±5V Supplies
♦ Low Power Consumption: 2500V
IEC 1000-4-2 (NO_, NC_) ..................................................±15kV
Continuous Power Dissipation (TA = +70°C)
QSOP (derate 9.52mW/°C above +70°C) ....................762mW
Narrow SO (derate 8.70mW/°C above +70°C) ............696mW
Plastic DIP (derate 10.53mW/°C above +70°C) ..........842mW
Operating Temperature Ranges
MAX455_C_E ......................................................0°C to +70°C
MAX455_E_E ...................................................-40°C to +85°C
Storage Temperature Range .............................-65°C to +160°C
Lead Temperature (soldering, 10sec) .............................+300°C
Note 1: Signals on NC_, NO_, COM_, or IN_ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to
maximum current rating.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS—Dual Supplies
(V+ = +5V, ±10%, V- = -5V, ±10%, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
TA
MIN
TYP
(Note 2)
MAX
UNITS
ANALOG SWITCH
Analog Signal Range
(Note 3)
COM_ to NO_, COM_ to NC_
On-Resistance
COM_ to NO_, COM_ to NC_
On-Resistance Match Between
Channels (Note 4)
VCOM_, VNO_,
VNC_
C, E
RON
V+ = 5V, V- = -5V, VNO_
or VNC_ = ±3V, ICOM_ = 1mA
∆RON
V+ = 5V, V- = -5V, VNO_
or VNC_ = ±3V, ICOM_ = 1mA
V-
+25°C
80
C, E
+25°C
1
C, E
+25°C
4
V+ = 5V, V- = -5V, VNO_
or VNC_ = +3V, 0, -3V
NO_, NC_ Off-Leakage Current
(Note 6)
INO_(OFF),
INC_(OFF)
V+ = 5.5V, V- = -5.5V,
VCOM_ = 4.5V, VNO_ = ±4.5V
+25°C
-1
C, E
-10
COM_ Off-Leakage Current
(Note 6)
ICOM_(OFF)
V+ = 5.5V, V- = -5.5V,
VCOM_ = ±4.5V, VNO_ =
+25°C
-1
C, E
-10
COM_ On-Leakage Current
(Note 6)
V+ = 5.5V, V- = -5.5V,
VCOM_ = ±4.5V
+25°C
-2
ICOM_(ON)
C, E
-20
C, E
±
2
V
120
Ω
4
5
RFLAT(ON)
4.5V
V+
140
COM_ to NO_, COM_ to NC_
On-Resistance Flatness
(Note 5)
±
MAX4551/MAX4552/MAX4553
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
8
10
0.01
1
10
0.01
1
10
0.01
Ω
Ω
nA
nA
2
nA
_______________________________________________________________________________________
20
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
(V+ = +5V, ±10%, V- = -5V, ±10%, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
TA
MIN
TYP
(Note 2)
2.4
1.6
MAX
UNITS
LOGIC INPUT
IN_ Input Logic Threshold High
VIN_H
C, E
IN_ Input Logic Threshold Low
VIN_L
C, E
IN_ Input Current Logic High
or Low
IINH_, IINL_
VIN_ = 0.8V or 2.4V
C, E
-1
V
1.6
0.8
V
0.03
1
µA
70
110
SWITCH DYNAMIC CHARACTERISTICS
Turn-On Time
tON
VCOM_ = ±3V, V+ = 5V,
V- = -5V, Figure 1
+25°C
Turn-Off Time
tOFF
VCOM_ = ±3V, V+ = 5V,
V- = -5V, Figure 1
+25°C
Break-Before-Make Time Delay
(MAX4553 Only)
tBBM
VCOM_ = ±3V, V+ = 5V,
V- = -5V, Figure 2
+25°C
CL = 1nF, VNO_ = 0, RS = 0,
Figure 3
+25°C
2
VNO_ = GND, f = 1MHz,
Figure 6
+25°C
3.5
pF
Charge Injection (Note 3)
NO_, NC_ Off-Capacitance
Q
CN_(OFF)
C, E
125
50
C, E
90
100
5
20
ns
ns
ns
5
pC
COM_ Off-Capacitance
CCOM_(OFF)
VCOM_ = GND, f = 1MHz,
Figure 6
+25°C
3
pF
COM_ On-Capacitance
CCOM_(ON)
VCOM_ = VNO_ = GND,
f = 1MHz, Figure 7
+25°C
10
pF
Off-Isolation (Note 7)
VISO
RL = 50Ω, CL = 15pF,
VN_ = 1VRMS, f = 100kHz,
Figure 4
+25°C
< -90
dB
Channel-to-Channel Crosstalk
(Note 8)
VCT
RL = 50Ω, CL = 15pF,
VN_ = 1VRMS, f = 100kHz,
Figure 5
+25°C
< -90
dB
C, E
+25°C
C, E
+25°C
C, E
POWER SUPPLY
Power-Supply Range
V+, V-
V+ Supply Current
I+
V+ = 5.5V, all VIN_ = 0 or V+
V- Supply Current
I-
V- = -5.5V
±2
-1
-1
-1
-1
0.05
0.05
±6
1
1
1
1
V
µA
µA
ESD PROTECTION
On NC_ and NO_ Pins
per IEC 801-2
All Pins
Contact Discharge IEC 1000-4-2
+25°C
±8
Air Discharge IEC 1000-4-2
+25°C
±15
Human Body Model
+25°C
±15
MIL-STD-883C Method 3015
+25°C
±2.5
kV
kV
_______________________________________________________________________________________
3
MAX4551/MAX4552/MAX4553
ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)
MAX4551/MAX4552/MAX4553
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
ELECTRICAL CHARACTERISTICS—Single +5V Supply
(V+ = +5V, ±10%, V- = -5V, ±10%, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
TA
MIN
TYP
(Note 2)
MAX
UNITS
ANALOG SWITCH
Analog Signal Range
COM_ to NO_, COM_ to NC_
On-Resistance
VCOM_, VNO_,
VNC_
(Note 3)
C, E
0
+25°C
115
RON
V+ = 5V, VCOM_ = 3.5V,
ICOM_ = 1mA
COM_ to NO_, COM_ to NC_
On-Resistance Match Between
Channels (Note 4)
∆RON
V+ = 5V, VCOM_ = 3.5V,
ICOM_ = 1mA
NO_, NC_ Off-Leakage Current
(Notes 6, 9)
INO_(OFF),
INC_(OFF)
V+ = 5.5V; VCOM_ = 1V, 4.5V;
VN_ = 4.5V, 1V
+25°C
-1
C, E
-10
COM_ Off-Leakage Current
(Notes 6, 9)
ICOM_(OFF)
V+ = 5.5V; VCOM_ = 1V, 4.5V;
VN_ = 4.5V, 1V
+25°C
-1
C, E
-10
COM_ On-Leakage Current
(Notes 6, 9)
ICOM_(ON)
V+ = 5.5V; VCOM_ = 4.5V, 1V
+25°C
-2
C, E,
-20
2.4
C, E
V+
V
160
Ω
180
+25°C
2
C, E
6
8
0.01
1
10
0.01
1
10
0.01
2
20
Ω
nA
nA
nA
LOGIC INPUT
IN_ Input Logic Threshold High
VIN_H
C, E
IN_ Input Logic Threshold Low
VIN_L
C, E
IN_ Input Current Logic High
or Low
IINH_, IINL_
VIN_ = 0.8V or 2.4V
C, E
1.6
1.6
-1
V
0.8
V
1
µA
SWITCH DYNAMIC CHARACTERISTICS
Turn-On Time
tON
VCOM_ = 3V, V+ = 5V,
Figure 1
+25°C
Turn-Off Time
tOFF
VCOM_ = 3V, V+ = 5V,
Figure 1
+25°C
Break-Before-Make Time Delay
(MAX4553 Only)
tBBM
VCOM_ = 3V, V+ = 5V,
Figure 2
+25°C
Q
CL = 1nF, VNO_ = 0, RS = 0,
Figure 3
+25°C
I+
V+ = 5.5V, all VIN_ = 0 or V+
Charge Injection (Note 3)
100
C, E
160
170
80
C, E
140
150
5
30
ns
ns
ns
1
5
0.05
1
pC
POWER SUPPLY
V+ Supply Current
+25°C
-1
C, E
-1
1
µA
ESD PROTECTION
On NC_ and NO_ Pins
per IEC 801-2
All Pins
4
Contact Discharge IEC 1000-4-2
+25°C
±8
Air Discharge IEC 1000-4-2
+25°C
±15
Human Body Model
+25°C
±15
MIL-STD-883C Method 3015
+25°C
±2.5
_______________________________________________________________________________________
kV
kV
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
(V+ = +2.7V to +3.6V, V- = 0, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
TA
MIN
TYP
(Note 2)
MAX
UNITS
ANALOG SWITCH
Analog Signal Range
(Note 3)
COM_ to NO_, COM_ to NC_
On-Resistance
VCOM_, VNO_,
VNC_
RON
C, E
V+ = 2.7V, VCOM_ = 1.0V,
ICOM_ = 0.1mA
0
+25°C
200
C, E
V+
V
400
Ω
500
LOGIC INPUT
IN_ Input Logic Threshold High
VIN_H
C, E
IN_ Input Logic Threshold Low
VIN_L
C, E
IN_ Input Current Logic High
or Low
IINH_, IINL_
VIN_ = 0.8V or 2.4V
C, E
2.0
-1
1.1
V
1.1
0.5
V
0.03
1
µA
SWITCH DYNAMIC CHARACTERISTICS (Note 4)
Turn-On Time
tON
VCOM_ = 1.5V, V+ = 2.7V,
Figure 1
+25°C
Turn-Off Time
tOFF
VCOM_ = 1.5V, V+ = 2.7V,
Figure 1
+25°C
Break-Before-Make Time Delay
(MAX4553 Only)
tBBM
VCOM_ = 1.5V, V+ = 3.6V,
Figure 2
+25°C
Q
CL = 1nF, VNO_ = 0, RS = 0,
Figure 3
+25°C
I+
V+ = 3.6V, all VIN_ = 0 or V+
Charge Injection
190
C, E
350
400
160
C, E
250
300
10
50
ns
ns
ns
1
5
0.05
1
pC
POWER SUPPLY
V+ Supply Current
+25°C
-1
C, E
-1
1
µA
ESD PROTECTION
On NC_ and NO_ Pins
per IEC 801-2
All Pins
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Contact Discharge IEC 1000-4-2
+25°C
±8
Air Discharge IEC 1000-4-2
+25°C
±15
kV
Human Body Model
MIL-STD-883C Method 3015
+25°C
+25°C
±15
±2.5
kV
The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Guaranteed by design.
∆RON = ∆RON(MAX) - ∆RON(MIN).
Resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured
over the specified analog signal range.
Leakage parameters are 100% tested at maximum rated temperature, and guaranteed by correlation at TA = +25°C.
Off-isolation = 20log10 [ VCOM_ / (VNC_ or VNO_) ], VCOM_ = output, VNC_ or VNO_ = input to off switch.
Between any two switches.
Leakage testing for single-supply operation is guaranteed by testing with dual supplies.
_______________________________________________________________________________________
5
MAX4551/MAX4552/MAX4553
ELECTRICAL CHARACTERISTICS—Single +3V Supply
Typical Operating Characteristics
(V+ = +5V, V- = -5V, GND = 0, TA = +25°C, unless otherwise noted.)
ON-RESISTANCE
vs. VCOM AND TEMPERATURE
(DUAL SUPPLIES)
90
TA = +85°C
85
90
75
70
65
60
70
V+ = +5V
V- = -5V
V+ = +5V
V- = -5V
55
120
TA = -40°C
100
-4
-3
-2
-1
0
1
2
3
4
-4
-2
0
2
4
6
0
1
2
3
4
5
VCOM (V)
VCOM (V)
VCOM (V)
ON-RESISTANCE
vs. VCOM AND TEMPERATURE
(SINGLE SUPPLY)
ON- AND OFF-LEAKAGE CURRENT
vs. TEMPERATURE
CHARGE INJECTION
vs. VCOM
TA = +85°C
120
1n
110
10
8
6
ON-LEAKAGE
4
90
TA = 0°C
100p
Q (pC)
LEAKAGE (A)
TA = +25°C
100
V+ = +5V
V- = -5V
2
0
-2
10p
-4
80
OFF-LEAKAGE
TA = -40°C
1p
-6
0.1p
-10
V+ = +5V
V- = 0
V+ = +5V
V- = 0
-8
60
-55
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
-25
0
25
50
75
100
-5
125
-4
-3
-2
-1
0
1
2
3
VCOM (V)
TEMPERATURE (°C)
VCOM (V)
SCR HOLDING CURRENT
vs. TEMPERATURE
TURN-ON/TURN-OFF TIME
vs. SUPPLY VOLTAGE
TURN-ON/TURN-OFF TIME
vs. TEMPERATURE
180
150
160
90
MAX4551-08
170
MAX4551-07
200
4
5
MAX4551-09
70
6
MAX4551-06
10n
MAX4551-04
130
85
80
IH+
130
tON , tOFF (ns)
140
120
100
IH-
80
75
110
tON
90
tOFF
60
70
40
tON, tOFF (ns)
RON (Ω)
V+ = +5V
80
-6
5
MAX4551-05
-5
V+ = +3.3V
140
TA = 0°C
50
60
V+ = +2.7V
160
TA = +25°C
RON (Ω)
V+ = +4V
V- = -4V
80
tON
70
65
tOFF
60
55
50
50
20
0
45
40
30
-60
-40
-20
0
20
40
TEMPERATURE (°C)
6
V- = 0
180
80
V+ = +3V
V- = -3V
100
RON (Ω)
RON (Ω)
110
200
MAX4551-02
V+ = +2V
V- = -2V
120
95
MAX4551-01
130
ON-RESISTANCE
vs. VCOM (SINGLE SUPPLY)
MAX4551-03
ON-RESISTANCE
vs. VCOM (DUAL SUPPLIES)
HOLDING CURRENT (mA)
MAX4551/MAX4552/MAX4553
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
60
80
100
1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
SUPPLY VOLTAGE (V+, V-)
-60
-40
-20
0
20
40
TEMPERATURE (°C)
_______________________________________________________________________________________
60
80
100
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
TOTAL HARMONIC DISTORTION
vs. FREQUENCY
V+ = +5V
V- = -5V
600Ω IN and OUT
1
FREQUENCY RESPONSE
0
MAX4551-11
1
MAX4551-10
10
-10
INSERTION LOSS
-20
ON-PHASE
0.1
LOSS (dB)
I+
THD (%)
I+, I- (nA)
-30
0.1
MAX4551-12
POWER-SUPPLY CURRENT
vs. TEMPERATURE
0.01
I-
-40
-50
-60
OFF-ISOLATION
-70
0.01
-80
0.001
-90
0.001
0.0001
-60
-40
-20
0
20
60
40
80
100
50Ω IN/OUT
-100
1
10
100
1k
10k
100k
2M
100k
1m
FREQUENCY (Hz)
TEMPERATURE (°C)
10m
100m
500m
FREQUENCY (Hz)
Pin Description
PIN
NAME
FUNCTION
MAX4551
MAX4552
MAX4553
1, 16, 9, 8
1, 16, 9, 8
1, 16, 9, 8
IN1–IN4
2, 15, 10, 7
2, 15, 10, 7
2, 15, 10, 7
COM1–COM4
3, 14, 11, 6
—
—
NC1–NC4
Analog Switch Normally Closed Terminals
—
3, 14, 11, 6
—
NO1–NO4
Analog Switch Normally Open Terminals
—
—
3, 6
NO1, NO4
Analog Switch Normally Open Terminals
—
—
14, 11
NC2, NC3
Analog Switch Normally Closed Terminals
4
4
4
V-
Negative Analog Supply-Voltage Input. Connect to GND for singlesupply operation.
5
5
5
GND
Ground. Connect to digital ground. (Analog signals have no ground
reference; they are limited to V+ and V-.)
12
12
12
N.C.
No Connection. Not internally connected.
13
13
13
V+
Logic-Control Digital Inputs
Analog Switch Common* Terminals
Positive Analog and Digital Supply Voltage Input. Internally connected to substrate.
*NO_ (or NC_) and COM_ pins are identical and interchangeable. Either may be considered as an input or output; signals pass
equally well in either direction.
_______________________________________________________________________________________
7
MAX4551/MAX4552/MAX4553
_____________________________Typical Operating Characteristics (continued)
(V+ = +5V, V- = -5V, GND = 0, TA = +25°C, unless otherwise noted.)
MAX4551/MAX4552/MAX4553
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
Applications Information
MAX4551/MAX4552/MAX4553
±15kV ESD Protection
The MAX4551/MAX4552/MAX4553 are ±15kV ESD-protected according to IEC 1000-4-2 at their NC/NO pins.
To accomplish this, bidirectional SCRs are included onchip between these pins and the GND pin. In normal
operation, these SCRs are off and have negligible
effect on the performance of the switches. When there
is an ESD strike at these pins, however, the voltages at
these pins go Beyond-the-Rails™ and cause the corresponding SCR(s) to turn on in a few nanoseconds and
bypass the surge safely to ground. This method is
superior to using diode clamps to the supplies because
unless the supplies are very carefully decoupled
through low ESR capacitors, the ESD current through
the diode clamp could cause a significant spike in the
supplies. This may damage or compromise the reliability of any other chip powered by those same supplies.
In the MAX4551/MAX4552/MAX4553, there are diodes
to the supplies in addition to the SCRs at the NC/NO
pins, but there is a resistance in series with these
diodes to limit the current into the supplies during an
ESD strike. The diodes are present to protect these
pins from overvoltages that are not as a result of ESD
strikes like those that may occur due to improper
power-supply sequencing.
Once the SCR turns on because of an ESD strike, it
continues to be on until the current through it falls
below its “holding current.” The holding current is typically 110mA in the positive direction (current flowing
into the NC/NO pin) and 95mA in the negative direction
at room temperature (see SCR Holding Current vs.
Temperature in the Typical Operating Characteristics).
The system should be designed such that any sources
connected to these pins are current limited to a value
below these to make sure the SCR turns off when the
ESD event gets over to resume normal operation. Also,
keep in mind that the holding current varies significantly with temperature. At +85°C, which represents the
worst case, the holding currents drop to 70mA and
65mA in the positive and negative directions respectively. Since these are typical numbers, to get guaranteed turn-off of the SCRs under all conditions, the
sources connected to these pins should be current limited to not more than half these values. When the SCR
is latched, the voltage across it is about ±3V, depending on the polarity of the pin current. The supply voltages do not affect the holding currents appreciably.
The sources connected to the COM side of the switches
do not need to be current limited since the switches are
made to turn off internally when the corresponding
SCR(s) get latched.
Even though most of the ESD current flows to GND
through the SCRs, a small portion of it goes into the
supplies. Therefore, it is a good idea to bypass the
supply pins with 100nF capacitors directly to the
ground plane.
ESD protection can be tested in various ways. Transmitter outputs and receiver inputs are characterized for
protection to the following:
• ±15kV using the Human Body Model
• ±8kV using the Contact Discharge method specified in IEC 1000-4-2 (formerly IEC 801-2)
• ±15kV using the Air-Gap Discharge method specified in IEC 1000-4-2 (formerly IEC 801-2).
ESD Test Conditions
Contact Maxim for a reliability report that documents
test setup, methodology, and results.
Human Body Model
Figure 8 shows the Human Body Model, and Figure 9
shows the current waveform it generates when discharged into a low impedance. This model consists of
a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device
through a 1.5kΩ resistor.
IEC 1000-4-2
The IEC 1000-4-2 standard covers ESD testing and
performance of finished equipment; it does not specifically refer to integrated circuits. The MAX4551/MAX4552/
MAX4553 enable the design of equipment that meets
Level 4 (the highest level) of IEC 1000-4-2, without
additional ESD protection components.
The major difference between tests done using the
Human Body Model and IEC 1000-4-2 is higher peak
current in IEC 1000-4-2. Because series resistance is
lower in the IEC 1000-4-2 ESD test model (Figure 10),
the ESD withstand voltage measured to this standard
is generally lower than that measured using the
Human Body Model. Figure 11 shows the current
waveform for the ±8kV IEC 1000-4-2 Level 4 ESD
Contact Discharge test.
The Air-Gap test involves approaching the device with
a charged probe. The Contact Discharge method
connects the probe to the device before the probe is
energized.
Beyond-the-Rails is a trademark of Maxim Integrated Products.
8
_______________________________________________________________________________________
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
Overview
The MAX4551/MAX4552/MAX4553 construction is typical of most CMOS analog switches. They have three
supply pins: V+, V-, and GND. V+ and V- are used to
drive the internal CMOS switches, and they set the limits of the analog voltage on any switch. Reverse ESDprotection diodes are internally connected between
each analog-signal pin and both V+ and V-. If any analog signal exceeds V+ or V-, one of these diodes conducts. During normal operation these reverse-biased
ESD diodes leak, forming the only current drawn from
V+ or V-.
Virtually all the analog leakage current is through the
ESD diodes. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced,
they are reverse biased differently. Each is biased by
either V+ or V- and the analog signal. This means their
leakages vary as the signal varies. The difference in the
two diode leakages from the signal path to the V+ and
V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This explains
how both sides of a given switch can show leakage
currents of the same or opposite polarity.
The analog signal paths consist of an N-channel and Pchannel MOSFET with their sources and drains paralleled, and their gates driven out of phase to V+ and Vby the logic-level translators.
V+ and GND power the internal logic and logic-level
translators, and set the input logic thresholds. The
logic-level translators convert the logic levels to
switched V+ and V- signals, to drive the gates of the
analog switches. This drive signal is the only connection between the logic supplies and the analog supplies. V+ and V- have ESD-protection diodes to GND.
The logic-level inputs and output have ESD protection
to V+ and to GND.
Increasing V- has no effect on the logic-level thresholds, but it does increase the drive to the P-channel
switches, reducing their on-resistance. V- also sets the
negative limit of the analog signal voltage.
Bipolar Supplies
The MAX4551/MAX4552/MAX4553 operate with bipolar
supplies between ±2V and ±6V. The V+ and V- supplies need not be symmetrical, but their sum cannot
exceed the absolute maximum rating of 13.0V. Do not
connect the MAX4551/MAX4552/MAX4553 V+ to +3V,
and then connect the logic-level-input pins to TTL
logic-level signals. TTL logic-level outputs in excess
of the absolute maximum ratings can damage the
part and/or external circuits.
Caution: The absolute maximum V+ to V- differential
voltage is 13.0V. Typical ±6V or 12V supplies with
±10% tolerances can be as high as 13.2V. This voltage
can damage the MAX4551/MAX4552/MAX4553. Even
±5% tolerance supplies may have overshoot or noise
spikes that exceed 13.0V.
Single Supply
The MAX4551/MAX4552/MAX4553 operate from a
single supply between +2V and +12V when V- is connected to GND. All of the bipolar precautions must be
observed.
High-Frequency Performance
In 50Ω systems, signal response is reasonably flat up
to 50MHz (see Typical Operating Characteristics ).
Above 20MHz, the on-response has several minor
peaks that are highly layout-dependent. The problem
with high-frequency operation is not turning the switch
on, but turning it off. The off-state switch acts like a
capacitor and passes higher frequencies with less
attenuation. At 10MHz, off-isolation is about -52dB in
50Ω systems, becoming worse (approximately 20dB
per decade) as frequency increases. Higher circuit
impedances also make off-isolation worse. Adjacent
channel attenuation is about 3dB above that of a bare
IC socket, and is due entirely to capacitive coupling.
The logic-level thresholds are CMOS/TTL compatible
when V+ = +5V. The threshold increases slightly as V+
is raised, and when V+ reaches +12V, the level threshold is about 3.1V. This is above the TTL output highlevel minimum of 2.8V, but still compatible with CMOS
outputs.
_______________________________________________________________________________________
9
MAX4551/MAX4552/MAX4553
Power-Supply Considerations
MAX4551/MAX4552/MAX4553
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
Test Circuits/Timing Diagrams
MAX4551
MAX4552
MAX4553
SWITCH
INPUT
V COM
+5V
SWITCH
OUTPUT
V+
NO
or NC
COM
VOUT
RL
300Ω
IN, EN
GND
LOGIC
INPUT
LOGIC
INPUT
50%
0V
CL
35pF
t OFF
VOUT
VSWITCH
OUTPUT
-5V
0V
0V
0.9 · V0UT
0.9 · VOUT
t ON
CL INCLUDES FIXTURE AND STRAY CAPACITANCE.
RL
VOUT = VCOM
RL + RON
(
t r < 20ns
t f < 20ns
+3V
LOGIC INPUT WAVEFORMS INVERTED FOR EN AND SWITCHES
THAT HAVE THE OPPOSITE LOGIC SENSE.
)
Figure 1. Switching Time
+5V
MAX4553
VCOM1
VCOM2
V+
COM1
LOGIC
INPUT
NO
VOUT1
NC
COM2
RL2
IN1, 2
LOGIC
INPUT
RL1
VOUT2
50%
0V
CL1
SWITCH
OUTPUT 1
(VOUT1)
CL2
0.9 · V0UT1
0V
SWITCH
OUTPUT 2
(VOUT2)
V-
GND
+3V
-5V
CL INCLUDES FIXTURE AND STRAY CAPACITANCE.
0.9 · VOUT2
0V
RL = 300Ω
CL = 35pF
tD
tD
Figure 2. Break-Before-Make Interval (MAX4553 only)
MAX4551
MAX4552
MAX4553
+5V
∆VOUT
V+
RGEN
VOUT
COM
NC or
NO
VOUT
IN
OFF
CL
V GEN
GND
IN
V-
-5V
VIN = +3V
IN
OFF
ON
ON
OFF
Q = (∆V OUT )(C L )
IN DEPENDS ON SWITCH CONFIGURATION;
INPUT POLARITY DETERMINED BY SENSE OF SWITCH.
Figure 3. Charge Injection
10
OFF
______________________________________________________________________________________
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
SIGNAL
GENERATOR 0dBm
MAX4551
MAX4552
MAX4553
+5V
10nF
COM
SIGNAL
GENERATOR 0dBm
V+
0 or
2.4V
IN
V-
IN1
IN2
50Ω
0 or 2.4V
COM2
GND
10nF
RL
N01
N02
ANALYZER
GND
V+
COM1
0V or 2.4V
NC
or NO
ANALYZER
MAX4551
MAX4552
MAX4553
+5V
10nF
NC
V-
10nF
RL
V-
V-
Figure 4. Off-Isolation
Figure 5. Crosstalk
10nF
MAX4551
MAX4552
MAX4553
+5V
10nF
MAX4551
MAX4552
MAX4553
+5V
V+
V+
COM
COM
CAPACITANCE
METER
0 or
2.4V
IN
CAPACITANCE
METER
f = 1MHz
NC
or NO
GND
V-
10nF
IN
f = 1MHz
NC
or NO
GND
V-
10nF
V-
V-
Figure 6. Channel Off-Capacitance
0 or
2.4V
Figure 7. Channel On-Capacitance
______________________________________________________________________________________
11
MAX4551/MAX4552/MAX4553
Test Circuits/Timing Diagrams (continued)
RC
1M
CHARGE-CURRENT
LIMIT RESISTOR
RD
1500Ω
IP 100%
90%
DISCHARGE
RESISTANCE
Ir
PEAK-TO-PEAK RINGING
(NOT DRAWN TO SCALE)
AMPERES
HIGHVOLTAGE
DC
SOURCE
Cs
100pF
STORAGE
CAPACITOR
DEVICE
UNDER
TEST
36.8%
10%
0
0
CHARGE-CURRENT
LIMIT RESISTOR
HIGHVOLTAGE
DC
SOURCE
Cs
150pF
I
100%
90%
RD
330Ω
DISCHARGE
RESISTANCE
STORAGE
CAPACITOR
tDL
CURRENT WAVEFORM
Figure 9. Human Body Model Current Waveform
Figure 8. Human Body ESD Test Model
RC
50M to 100M
TIME
tRL
I PEAK
MAX4551/MAX4552/MAX4553
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
DEVICE
UNDER
TEST
10%
t r = 0.7ns to 1ns
t
30ns
60ns
Figure 10. IEC 1000-4-2 ESD Test Model
12
Figure 11. IEC 1000-4-2 ESD Generator Current Waveform
______________________________________________________________________________________
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
MAX4551
NC2
V+
NC3
COM2
COM3
IN2
IN3
0.080"
(2.03mm)
IN4
IN1
COM4
COM1
TRANSISTOR COUNT: 126
NC1
V-
GND
SUBSTRATE CONNECTED
TO GND
NC4
0.061"
(1.55mm)
MAX4553
MAX4552
NO2
V+
NC2
NO3
COM2
COM3
IN2
V+
NC3
COM2
COM3
IN2
IN3
IN3
0.080"
(2.03mm)
0.080"
(2.03mm)
IN4
IN1
COM4
COM1
NO1
V-
GND
0.061"
(1.55mm)
N04
IN4
IN1
COM4
COM1
NO1
V-
GND
N04
0.061"
(1.55mm)
______________________________________________________________________________________
13
MAX4551/MAX4552/MAX4553
Chip Topographies
Ordering Information (continued)
PART
TEMP. RANGE
PIN-PACKAGE
MAX4552CEE
0°C to +70°C
MAX4552CSE
MAX4552CPE
MAX4552C/D
MAX4552EEE
MAX4552ESE
MAX4552EPE
MAX4553CEE
0°C to +70°C
0°C to +70°C
0°C to +70°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
0°C to +70°C
16 QSOP
16 Narrow SO
16 Plastic DIP
Dice*
16 QSOP
16 Narrow SO
16 Plastic DIP
16 QSOP
MAX4553CSE
MAX4553CPE
MAX4553C/D
MAX4553EEE
MAX4553ESE
MAX4553EPE
0°C to +70°C
0°C to +70°C
0°C to +70°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
16 Narrow SO
16 Plastic DIP
Dice*
16 QSOP
16 Narrow SO
16 Plastic DIP
*Contact factory for dice specifications.
Package Information
QSOP.EPS
MAX4551/MAX4552/MAX4553
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
14
______________________________________________________________________________________
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
SOICN.EPS
______________________________________________________________________________________
15
MAX4551/MAX4552/MAX4553
Package Information (continued)
±15kV ESD-Protected, Quad,
Low-Voltage, SPST Analog Switches
PDIPN.EPS
MAX4551/MAX4552/MAX4553
Package Information (continued)
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
16 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
© 1998 Maxim Integrated Products
Printed USA
is a registered trademark of Maxim Integrated Products.
工商网监
湘ICP备2023018690号
