Datasheet, Rev. 1.3, October 2011
SPIDER - TLE7243SL
8 Channel Protected Low-Side Relay Switch
Automotive Power
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Table of Contents
Table of Contents
1
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3
3.1
3.2
3.3
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Pin Definitions and Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage and Current naming definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4
4.1
4.2
4.3
General Product Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Functional Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Thermal Resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
5
5.1
5.1.1
5.2
5.2.1
5.2.2
5.3
Input and Power Stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Limp Home Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Inductive Output Clamp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input and Power Stages Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
11
11
11
12
13
14
6
6.1
6.2
6.3
6.4
Protection Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Over Load Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Over Temperature Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Reverse Polarity Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Protection Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
16
16
16
16
17
7
7.1
Diagnosis Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Diagnosis Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
8
8.1
8.2
8.3
8.3.1
8.4
Serial Peripheral Interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SPI Signal Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Daisy Chain Capability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SPI Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SPI Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
9
Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
10
Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
11
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Datasheet
2
6
6
6
8
19
19
20
21
22
23
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
1
SPIDER - TLE7243SL
Overview
Features
•
•
•
•
•
•
•
4 input pins providing flexible PWM configuration
Limp home functionality (direct driving) provided by a dedicated pin
16 bit SPI for diagnostics and control
Daisy chain capability also compatible with 8bit SPI devices
Very wide range of digital supply voltage
Green Product (RoHS compliant)
AEC Qualified
PG-SSOP-24-7
Description
The SPIDER - TLE7243SL is a eight channel low-side switch in PG-SSOP-24-7 package providing embedded
protective functions.
It is especially designed as relay driver in automotive applications.
A serial peripheral interface (SPI) is utilized for control and diagnosis of the device and the load.
For direct control and PWM there are four input pins available.
The device is monolithically integrated. The power transistors are built by N-channel MOSFETs.
Table 1
Basic Electrical data
VDD
Analog supply voltage
VDDA
Max. ON State resistance at Tj = 150°C for each channel RDS(ON,max)
Nominal load current
IL (nom)
Digital supply voltage
ID (OVL,max)
ID (STB,max)
VDS(AZ)
fSCLK,max
Overload switch off threshold
Output leakage current per channel at 25 °C
Drain to Source clamping voltage
Maximum SPI clock frequency
3.0 V ... 5.5 V
4.5 V ... 5.5 V
2.1 Ω
260 mA
950 mA
1 µA
41 V
5 MHz
Diagnostic Features
•
•
•
•
latched diagnostic information via SPI register
Overtemperature monitoring
Overload detection in ON state
Open load detection in OFF state
Type
Package
Marking
SPIDER - TLE7243SL
PG-SSOP-24-7
TLE7243SL_A
Datasheet
3
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Overview
Protection Functions
•
•
•
•
Short circuit
Over load
Over temperature
Electrostatic discharge (ESD)
Application
•
•
All types of resistive, inductive and capacitive loads
Especially designed for driving relays in automotive applications
Detailed Description
The SPIDER - TLE7243SL is a eight channel low-side relay switch designed for typical automotive relays
providing embedded protective functions. The PG-SSOP-24-7 package is used to get a footprint optimized
solution. The 16 bit serial peripheral interface (SPI) is utilized for control and diagnosis of the device and the loads.
The SPI interface provides daisy chain capability.
The SPIDER - TLE7243SL is equipped with four input pins that can be individually routed to the output control of
their dedicated channels thus offering flexibility in design and PCB layout. The input multiplexer is controlled via
SPI.
There is a dedicated limp home pin LHI which provides a straightforward usage of the input pins as dedicated
driver for four outputs.
The device provides full diagnosis of the load, which is open load as well as short circuit detection. The SPI
diagnosis bits indicate latched fault conditions that may have occurred.
Each output stage is protected against short circuit. In case of over load, the affected channel switches off. There
are temperature sensors available for each channel to protect the device in case of over temperature.
The device is supplied by two power supply lines. The analog supply supports 5 V, the digital supply offers a very
wide flexibility in supply voltage ranging from 3.0 V up to 5.5 V.
The power transistors are built by N-channel vertical power MOSFETs. The inputs are ground referenced CMOS
compatible. The device is monolithically integrated in Smart Power Technology.
In terms of PCB layout improvement, all output pins are available at one side of the device. The other side bundles
the signals to the micro-controller.
Datasheet
4
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Block Diagram
2
Block Diagram
VDD
VDDA
OUT1
OUT2
RST
OUT3
stand-by control
OUT4
OUT5
IN1
OUT6
IN2
IN3
IN4
input mux and
control
LHI
CS
SCLK
SI
OUT7
OUT8
control,
diagnostic
and
protective
functions
temperature
sensor
short circuit
detection
SPI
gate
control
SO
open load
detection
diagnosis
register
GND
Blockdiagram .emf
Figure 1
Datasheet
Block Diagram for the SPIDER - TLE7243SL
5
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Pin Configuration
3
Pin Configuration
3.1
Pin Assignment
(top view )
GND
GND
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
GND
GND
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9
16
10
15
11
14
12
13
VDDA
CS
SI
RST
SCLK
SO
LHI
IN1
IN2
IN3
IN4
VDD
Pinout.emf
Figure 2
Pin Configuration
3.2
Pin Definitions and Functions
20
Pin
Symbol
I/O
1)
Function
Power Supply
13
VDD
-
Digital Supply Voltage; Connected to 3.3V or 5V Voltage with Reverse
protection Diode and Filter against EMC
24
VDDA
-
Analog Supply Voltage; Connected to 5V Voltage with Reverse
protection Diode and Filter against EMC
-
Ground; common ground for digital, analog and power
1,2,11,12 GND
Power Stages
3
OUT1
O
Output Channel 1; Drain of power transistor channel 1
4
OUT2
O
Output Channel 2; Drain of power transistor channel 2
5
OUT3
O
Output Channel 3; Drain of power transistor channel 3
6
OUT4
O
Output Channel 4; Drain of power transistor channel 4
7
OUT5
O
Output Channel 5; Drain of power transistor channel 5
8
OUT6
O
Output Channel 6; Drain of power transistor channel 6
9
OUT7
O
Output Channel 7; Drain of power transistor channel 7
10
OUT8
O
Output Channel 8; Drain of power transistor channel 8
17
IN1
I
PD Control Input; Digital input 3.3 V or 5V. In case of not used keep open.
16
IN2
I
PD Control Input; Digital input 3.3 V or 5V. In case of not used keep open.
Inputs
Datasheet
6
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Pin Configuration
Pin
Symbol
I/O
1)
15
IN3
I
PD Control Input; Digital input 3.3 V or 5V. In case of not used keep open.
14
IN4
I
PD Control Input; Digital input 3.3 V or 5V. In case of not used keep open.
18
LHI
I
PD Limp Home; Digital input 3.3 V or 5V. In case of not used keep open.
21
RST
I
PD Reset input pin; Digital input 3.3 V or 5V. Low active
23
CS
I
PU SPI chip select; Digital input 3.3 V or 5V. Low active
20
SCLK
I
PD serial clock; Digital input 3.3 V or 5V.
22
SI
I
PD serial data in; Digital input 3.3 V or 5V.
19
SO
O
Function
SPI
serial data out; Digital output with voltage level referring to VDD.
1) O: Output, I: Input,
PD: pull-down resistor integrated,
PU: pull-up resistor integrated
Datasheet
7
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Pin Configuration
3.3
Voltage and Current naming definition
Figure 3 shows all the terms used in this data sheet, with associated convention for positive values.
Vbat
IDDA
IDD
V DDA
I RST
VDD
I D1
VDDA
OUT1
VDD
OUT2
RST
OUT3
VRST
OUT4
IIN1
IN1
OUT5
IN2
OUT6
IN3
OUT7
IN4
OUT8
IIN2
VIN1
I IN3
VIN 2
VIN3
VLHI
V DS1
I D3
V DS2
I D4
VDS3
I D5
VDS4
I D6
VDS 5
I D7
I IN4
V IN4 I LHI
I D2
I D8
I
CS
CS
LHI
SCLK
SI
VDS 6
V DS7
V DS8
I SCLK VCS
I SI V SCLK
ISO V SI
SO
VSO
GND
IGND
Terms.emf
Figure 3
Datasheet
Terms
8
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
General Product Characteristics
4
General Product Characteristics
4.1
Absolute Maximum Ratings
Absolute Maximum Ratings 1)
Unless otherwise specified: Tj = -40 ⋅C to +150 ⋅C; VDD = 3.0 V to VDDA, VDDA= 4.5V to 5.5V
all voltages with respect to ground, positive current flowing into pin
Pos.
Parameter
Symbol
Limit Values
Min.
Max.
Unit
Conditions
Power Supply
4.1.1
Digital supply voltage
VDD
-0.3
5.5
V
–
4.1.2
Analog supply voltage
VDDA
-0.3
5.5
V
–
4.1.3
Output voltage for short circuit protection VOUT
(single pulse)
0
36
V
–
Power Stages
4.1.4
Load current
ID
-0.5
0.5
A
–
4.1.5
Voltage at power transistor
VDS
–
41
V
active clamped
4.1.6
Maximum energy dissipation one
channel
EAS
mJ
2)
67
Tj(0) = 150 °C
ID(0) =0.50 A
38
Tj(0) = 105 °C
ID(0) =0.35 A
–
30
Tj(0) = 105 °C
ID(0) =0.35 A
VIN
VRST
VLHI
VCS
VSCLK
VSI
VSO
-0.3
5.5
V
–
-0.3
5.5
V
–
-0.3
5.5
V
–
V
V
3)
V
3)
-0.3
VDD + 0.3
VDD + 0.3
VDD + 0.3
VDD + 0.3
3)
V
3)
Tj
Tstg
-40
150
°C
–
-55
150
°C
–
kV
HBM4)
single pulse
–
4
Vbat=16V,
Vclamp=45V,
EAR
repetitive (1 · 10 cycles)
–
6
repetitive (1 · 10 cycles)
Logic Pins
4.1.7
IN1,IN2,IN3,IN4;Voltage at input pins
4.1.8
RST; Voltage at reset pin
4.1.9
LHI; Voltage at limp home input pin
4.1.10
CS; Voltage at chip select
4.1.11
SCLK; Voltage at serial clock pin
4.1.12
SI; Voltage at serial input pin
4.1.13
SO; Voltage at serial output pin
-0.3
-0.3
-0.3
Temperatures
4.1.14
Junction Temperature
4.1.15
Storage Temperature
ESD Susceptibility
4.1.16
1)
2)
3)
4)
ESD Resistivity
VESD
-4
4
Not subject to production test, specified by design.
Pulse shape represents inductive switch off: ID(t) = ID(0) × (1 - t / tpulse); 0 < t < tpulse
level must not exceed VDD+0.3V < 5.5 V
ESD susceptibility, HBM according to EIA/JESD 22-A114
Datasheet
9
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
General Product Characteristics
Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the
data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are
not designed for continuous repetitive operation.
4.2
Pos.
Functional Range
Parameter
4.2.1
Digital supply voltage
4.2.1
Analog supply voltage
4.2.2
extended supply range
Symbol
VDD
VDDA
VDDA
Limit Values
Unit
Conditions
Min.
Max.
3.0
5.5
V
–
4.5
5.5
V
–
4.0
4.5
–
10
µA
Tj = 85 °C
–
0.5
mA
VDD = VDDA = 5 V
parameter deviations are
possible
4.2.3
Digital Supply current in reset mode IDD(RST)
4.2.4
Digital supply current
(all channels active)
IDD(ON)
4.2.5
Analog supply current
(all channels active)
IDDA(ON)
–
5
mA
–
4.2.6
Analog supply turn-ON time
tDDA(ON)
15
–
µs
VDDA = 0V to 5V (linear)
VRST = VCS = VDD
VSCLK = 0 V
VIN = 0 V
Note: Within the functional range the IC operates as described in the circuit description. The electrical
characteristics are specified within the conditions given in the related electrical characteristics table.
4.3
Thermal Resistance
Note: This thermal data was generated in accordance with JEDEC JESD51 standards.
For more information, go to www.jedec.org.
Pos.
Parameter
Symbol
Limit Values
Min.
Typ.
Max.
Unit
Conditions
4.3.7
Junction to Soldering Point
RthJSP
–
–
25
K/W
1) 2)
4.3.8
Junction to Ambient
(1s0p+600mm2Cu)
RthJA
–
68
–
K/W
1) 3)
4.3.9
Junction to Ambient (2s2p)
RthJA
–
60
–
K/W
1) 4)
1) Not subject to production test, specified by design
2) Specified RthJSP value is simulated at natural convection on a cold plate setup (all pins are fixed to ambient temperature).
Ta = 25 °C. LS1 to LS8 are dissipating 1 W power (0.125 W each).
3) Specified RthJA value is according to Jedec JESD51-2,-3 at natural convection on FR4 1s0p board; The product
(Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 600mm2
and 70 µm thickness. Ta = 25 °C, LS1 to LS8 are dissipating 1 W power (0.125 W each).
4) Specified RthJA value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board; The product
(Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 µm Cu, 2 x 35 µm Cu).
Ta = 25 °C, LS1 to LS8 are dissipating 1 W power (0.125 W each).
Datasheet
10
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Input and Power Stages
5
Input and Power Stages
The SPIDER - TLE7243SL is a eight channel low-side relay switch.
The power stages are built by N-channel vertical power MOSFET transistors.
5.1
Power Supply
The SPIDER - TLE7243SL is supplied by two power supply lines VDD and VDDA.
The digital power supply line VDD is designed to be functional at a very wide voltage range. The analog power
supply VDDA supports 5 V supply.
There are power-on reset functions implemented for both supply lines. After start-up of the power supply, all SPI
registers are reset to their default values and the device is in idle mode. Capacitors at pins VDD -GND and VDDA GND are recommended.
There is a reset pin available. Low level at this pin causes all registers to be set to their default values and the
quiescent supply currents are minimized.
5.1.1
Limp Home Mode
The SPIDER - TLE7243SL offers the capability of driving dedicated channels during eventual fail-safe operation
of the system. This limp home mode is activated by a high signal at pin LHI. In this mode, the SPI registers are
reset and the input pins are directly routed to their corresponding channels OUT1 to OUT4, see Table 2 for details.
OUT5 to OUT8 are turned off in limp home mode. Furthermore, the SPI is ignored and all input pin are referred to
VDDA in order to ensure a defined operation mode if the digital supply or the microcontroller fail.
A high signal on LHI overrides a Reset signal on RST. In case of a limp home during standby the device will
therefore wake up and enter the limp home mode.
After limp home operation all registers are reset and the device enters in standby mode following low logic RST
state, or returns to idle (all channels OFF). Next SPI transmission will receive a TER Flag.
Input
controlled
Output
IN1
OUT1
IN2
OUT2
IN3
OUT3
IN4
OUT4
Table 2
Routing during limp home mode
5.2
Input Circuit
There are four input pins available at SPIDER - TLE7243SL, which can be configured to be used for control of the
output stages. The INn parameter of the SPI selects the input pin to be used. Figure 4 shows the input circuit of
SPIDER - TLE7243SL.
During Limp home mode a default routing is switched and the SPI commands are ignored.
Datasheet
11
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Input and Power Stages
OFF
IN1
Channel 1
ON
OFF
LHI
IN1
OFF
IN2
Channel 2
ON
OFF
IN2
OFF
LHI
IN3
Channel 3
ON
OFF
IN1
IN3
IIN 1
OFF
IN2
LHI
IN4
Channel 4
ON
IIN 2
OFF
LHI
IN4
OFF
IN3
Channel 5
OFF
IIN 3
ON
OFF
IN4
IN5
IIN 4
LHI
OFF
Channel 6
OFF
ON
OFF
IN6
LHI
OFF
Channel 7
OFF
ON
OFF
LHI
IN7
LHI
ILHI
LHI
OFF
Channel 8
OFF
ON
OFF
IN8
LHI
InputLogic.emf
Figure 4
Input matrix and logic
The current sink to ground ensures that the channels switch off in case of open input pin. The zener diode protects
the input circuit against ESD pulses. After power-on reset, the device enters idle mode (all channel OFF).
5.2.1
Inductive Output Clamp
When switching off inductive loads, the potential at pin OUT rises to VDS(CL) potential, because the inductance
intends to continue driving the current. The voltage clamping is necessary to prevent destruction of the device,
see Figure 5 for details. Nevertheless, the maximum allowed load inductance is limited.
Datasheet
12
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Input and Power Stages
Vbat
L,
RL
ID
OUT
VDS
VDS (CL)
GND
OutputClamp.emf
Figure 5
Output Clamp Implementation
Maximum Load Inductance
During demagnetization of inductive loads, energy has to be dissipated in the SPIDER - TLE7243SL. This energy
can be calculated with following equation:
V bat – V DS(CL)
RL ⋅ IL
L
- ⋅ ln 1 – ----------------------------------E = V DS(CL) ⋅ ----------------------------------- + I L ⋅ -----RL
R
V bat – V DS(CL)
L
Following equation simplifies under the assumption of RL = 0:
V bat
2
1
E = --- LI L ⋅ 1 – -----------------------------------
2
V
–
V
bat
DS(CL)
The maximum energy, which is converted into heat, is limited by the thermal design of the component.
5.2.2
Timing Diagrams
The power transistors are switched on and off with a dedicated slope via the IN bits of the serial peripheral
interface SPI. The switching times tON and tOFF are designed equally.
CS
VDS
SPI: ON
SPI: OFF
tON
tOFF
t
80%
20%
t
Figure 6
SwitchOn.emf
Switching a Resistive Load
In input mode, a high signal at the input pin is equivalent to a SPI ON command and a low signal to SPI OFF
command respectively. Please refer to Section 8.3 for details on operation modes.
Datasheet
13
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Input and Power Stages
5.3
Input and Power Stages Characteristics
Note: Characteristics show the deviation of parameter at given supply voltage and junction temperature. Typical
values show the typical parameters expected from manufacturing.
Electrical Characteristics: Supply and Input
All voltages with respect to ground, positive current flowing into pin
unless otherwise specified: VDD = 3.0 V to VDDA, VDDA= 4.5V to 5.5V, Tj = -40 ⋅C to +150 ⋅C
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
Min.
Typ.
Max.
3.0
–
5.5
V
–
–
–
0.5
mA
VDD = VDDA = 5 V
VRST = VCS = VDD
VSCLK = 0 V
VIN = 0 V
µA
fSCLK = 0 Hz
VCS = VDD
Tj = 25 °C 1)
Tj = 85 °C 1)
Tj = 150 °C
µA
VRST =VLHI = 0 V
Tj = 25 °C 1)
Tj = 85 °C 1)
Tj = 150 °C
Power Supply
5.3.1
5.3.2
VDD
Digital supply current, all channels IDD(ON)
Digital supply voltage
ON
5.3.3
5.3.4
Digital supply stand-by current, all
channels in stand-by mode
Digital supply reset current
IDD(STB)
–
–
–
–
–
–
20
20
40
–
–
–
–
–
–
10
10
20
IDD(RST)
5.3.5
Digital power-on reset threshold
voltage
VDD(PO)
–
–
2.7
V
–
5.3.6
Analog supply voltage
4.5
–
5.5
V
–
5.3.7
Analog supply current
all channels ON
VDDA
IDDA(ON)
–
–
5
mA
–
5.3.8
Analog supply stand-by current
all channels in stand-by mode
µA
VCS = VDD
5.3.9
5.3.10
Analog supply reset current
IDDA(STB)
IDDA(RST)
Analog power-on reset threshold VDDA(PO)
voltage
Datasheet
–
–
–
–
–
–
20
20
40
–
–
–
–
–
–
–
–
5
5
20
–
–
4.0
14
VSI = 0 V
VSCLK = 0 V
Tj = 25 °C 1)
Tj = 85 °C 1)
Tj = 150 °C
µA
VRST =VLHI = 0 V
Tj = 25 °C 1)
Tj = 85 °C 1)
Tj = 150 °C
V
–
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Input and Power Stages
Electrical Characteristics: Supply and Input
All voltages with respect to ground, positive current flowing into pin
unless otherwise specified: VDD = 3.0 V to VDDA, VDDA= 4.5V to 5.5V, Tj = -40 ⋅C to +150 ⋅C
Pos.
Parameter
Symbol
Limit Values
Min.
Typ.
Max.
–
1.2
–
–
1.75
2.1
260
–
–
–
–
–
–
–
–
1
2
5
VDS(CL)
41
–
Unit
Conditions
Ω
IL = 400 mA
Tj = 25 °C 1)
Output characteristics
5.3.11
On-State resistance per channel
RDS(ON)
IL(nom)
5.3.12
Nominal load current
5.3.13
Output leakage current in stand-by ID(STB)
mode
(per channel)
5.3.14
Output clamping voltage
IL = 400 mA
Tj = 150 °C
1)
µA
all channels on
Ta = 85 °C
Tj,max = 150 °C
based on Rthja,2s2p
VDS = 13.5 V
54
V
–
mA
Tj = 25 °C 1)
Tj = 85 °C 1)
Tj = 150 °C
Input Characteristics
5.3.15
L level of pins IN1..IN4 and LHI
VIN(L)
0
–
0.6
V
–
5.3.16
H level of pins IN1..IN4 and LHI
VIN(H)
2.0
–
5.5
V
2)
5.3.17
L-input pull-down current through pin IN
3
12
80
µA
1)
5.3.18
H-input pull-down current through pin
IN
IIN(L)
IIN(H)
10
40
80
µA
VDD = 5.5 V
VIN = VDD
VRST(L)
0
–
0.2*
–
–
VDD
VDD
–
VIN = 0.6 V
Reset Characteristics
5.3.19
L level of pin RST
5.3.20
H level of pin RST
VRST(H)
5.3.21
L-input pull-down current through pin
RST
IRST(L)
3
12
80
µA
1)
5.3.22
H-input pull-down current through pin
RST
IRST(H)
10
40
80
µA
VDD = 5.5 V
VRST = VDD
5.3.23
Reset wake-up time
–
–
200
µs
–
5.3.24
Reset and LHI signal duration
50
–
–
µs
–
5.3.25
Turn-on time
VDS = 20% Vbat
twu(RST)
tRST(L)
tON
–
30
50
µs
Vbat = 13.5 V
resistive load
0.4*
VDD
VRST = 0.6 V
Timings
all channels
5.3.26
Turn-off time
VDS = 80% Vbb
IDS = 180 mA
tOFF
–
all channels
30
50
µs
Vbat = 13.5 V
resistive load
IDS = 180 mA
1) Not subject to production test, specified by design.
2) level must not exceed VDD+0.3V < 5.5 V
Datasheet
15
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Protection Functions
6
Protection Functions
The device provides embedded protective functions. Integrated protection functions are designed to prevent IC
destruction under fault conditions described in this datasheet. Fault conditions are considered as “outside” normal
operating range. Protection functions are not designed for continuous repetitive operation.
6.1
Over Load Protection
The SPIDER - TLE7243SL is protected in case of over load or short circuit of the load. After time tOFF(OVL), the over
loaded channel n switches off and the according diagnosis flag Dn is set.The channel can be switched on after
clearing the diagnosis flag. Please refer to Figure 7 for details.
IN1
tOFF(OVL)
IOUT1
IOUT(OVL)
IN1 = 01b
D1 = 0b
Program OUT 1 to
STANDBY and to
IN1 again
t
t
D1 = 1b
D1 = 0b
OverLoad.emf
Figure 7
Shut down at over load
The current sink to ground ensures that the channels switch off in case of open input pin. The zener diode protects
the input circuit against ESD pulses. After power-on reset, the device enters idle mode.
6.2
Over Temperature Protection
A temperature sensor for each channel causes an overheated channel n to switch off to prevent destruction and
the according diagnosis flag Dn is set. The channel can be switched on after clearing the diagnosis flag. Please
refer to Chapter 7.1 for information on diagnosis features.
6.3
Reverse Polarity Protection
In case of reverse polarity, the intrinsic body diode of the power transistor causes power dissipation. The reverse
current through the intrinsic body diode of the power transistor has to be limited by the connected load. The VDD
and VDDA supply pins must be protected against reverse polarity externally. The over temperature and over load
protection is not active during reverse polarity.
Datasheet
16
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Protection Functions
6.4
Protection Characteristics
Note: Characteristics show the deviation of parameter at given supply voltage and junction temperature. Typical
values show the typical parameters expected from manufacturing.
Electrical Characteristics: Protection
All voltages with respect to ground, positive current flowing into pin
unless otherwise specified: VDD = 3.0 V to VDDA, VDDA= 4.5V to 5.5V, Tj = -40 ⋅C to +150 ⋅C
Pos.
Parameter
Symbol
Limit Values
Min.
Typ.
Max.
0.5
–
0.95
Unit
Conditions
A
–
Over Load Protection
6.4.1
Over load detection current
ID(OVL)
all channels
6.4.2
Over load shut-down delay time
–
tOFF(OVL)
3
–
50
µs
–
Tj(SC)
150
1701)
–
°C
–
Over Temperature Protection
6.4.3
Thermal shut down temperature
1) Not subject to production test, specified by design
Datasheet
17
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Diagnosis Features
7
Diagnosis Features
The SPI of SPIDER - TLE7243SL provides diagnosis information about the device and about the load. There are
following diagnosis flags implemented:
The diagnosis information of the protective functions of channel n is latched in the diagnosis flag Dn.
The open load diagnosis of channel n is latched in the diagnosis flag OLn.
Both flags are cleared by programming the specific channel to Standby (STB).
Failure Mode
Comment
Open Load or short circuit Diagnosis, when channel n is switched on: none
to ground
Diagnosis, when channel n is switched off: according to voltage level at the output pin, flag OLn
is set after time td(OL).
When the channel is in OFF there is Diagnosis active, in Standby the Diagnosis is not enabled
Over Temperature
When over temperature occurs, the according diagnosis flag Dn is set. If the affected channel n
was active it is switched off.
The diagnosis flags are latched until they have been cleared by programming the channel STB.
Over Load
(Short Circuit)
When over load is detected at channel n, the affected channel is switched off after time tOFF(OVL)
and the dedicated diagnosis flag Dn is set.
The diagnosis flags are latched until they have been cleared by programming the channel STB
7.1
Diagnosis Characteristics
Note: Characteristics show the deviation of parameter at given supply voltage and junction temperature. Typical
values show the typical parameters expected from manufacturing.
Electrical Characteristics: Diagnosis
All voltages with respect to ground, positive current flowing into pin
unless otherwise specified: VDD = 3.0 V to VDDA, VDDA= 4.5V to 5.5V, Tj = -40 ⋅C to +150 ⋅C
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
Min.
Typ.
Max.
1.0
–
2.5
V
–
–
–
80
µA
VDS = 13.5 V
td(OL)
30
–
200
µs
–
ID(OVL)
tOFF(OVL)
0.5
–
0.95
A
–
3
–
50
µs
–
OFF State Diagnosis
VDS(OL)
7.1.1
Open load detection threshold
voltage
7.1.2
Output pull-down diagnosis current ID(PD)
per channel
7.1.3
Open load diagnosis delay time
ON State Diagnosis
7.1.4
Over load detection current
7.1.5
Over load detection delay time
Datasheet
18
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Serial Peripheral Interface (SPI)
8
Serial Peripheral Interface (SPI)
The diagnosis and control interface is based on a serial peripheral interface (SPI).
The SPI is a full duplex synchronous serial slave interface, which uses four lines: SO, SI, SCLK and CS. Data is
transferred by the lines SI and SO at the data rate given by SCLK. The falling edge of CS indicates the beginning
of a data access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising
edge of SCLK. Each access must be terminated by a rising edge of CS. A modulo 8 counter ensures that data is
taken only, when a multiple of 8 bit has been transferred, while the minimum of 16 bit is also taken into
consideration. Therefore the interface provides daisy chain capability even with 8 bit SPI devices.
SO
MSB
14
13
12
11
10
9
8
7
6
5
4
3
2
1
SI
MSB
14
13
12
11
10
9
8
7
6
5
4
3
2
1
LSB
LSB
CS
SCLK
time
SPI.emf
Figure 8
Serial peripheral interface
The SPI protocol is described in Section 8.3. It is reset to the default values after power-on reset.
8.1
SPI Signal Description
CS - Chip Select:
The system micro controller selects the SPIDER - TLE7243SL by means of the CS pin. Whenever the pin is in low
state, data transfer can take place. When CS is in high state, any signals at the SCLK and SI pins are ignored and
SO is forced into a high impedance state.
CS High to Low transition:
•
•
The diagnosis information is transferred into the shift register.
SO changes from high impedance state to high or low state depending on the logic OR combination between
the transmission error flag (TER) and the signal level at pin SI. As a result, even in daisy chain configuration,
a high signal indicates a faulty transmission. The transmission error flag is set after any kind of reset, so a reset
between two SPI commands is indicated. For details, please refer to Figure 9. This information stays available
to the first rising edge of SCLK.
TER
SI
SO
1
OR
0
SI
SPI
SO
S
CS
SCLK
S
TER.emf
Figure 9
Datasheet
Transmission Error Flag on SO Line
19
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Serial Peripheral Interface (SPI)
CS Low to High transition:
Data from shift register is transferred into the input matrix register only, when after the falling edge of CS exactly
a multiple (1, 2, 3, …) of eight SCLK signals have been detected, while the minimum valid length is of course 16
clocks for the 16 register bits of SPIDER - TLE7243SL.
SCLK - Serial Clock:
This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling
edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock.
It is essential that the SCLK pin is in low state whenever chip select CS makes any transition.
SI - Serial Input:
Serial input data bits are shifted in at this pin, the most significant bit first. SI information is read on the falling edge
of SCLK. Please refer to Section 8.3 for further information.
SO - Serial Output:
Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the CS pin
goes to low state. New data will appear at the SO pin following the rising edge of SCLK. Please refer to Section 8.3
for further information.
8.2
Daisy Chain Capability
The SPI of SPIDER - TLE7243SL provides daisy chain capability. In this configuration several devices are
activated by the same CS signal MCS. The SI line of one device is connected with the SO line of another device
(see Figure 10), which builds a chain. The ends of the chain are connected with the output and input of the master
device, MO and MI respectively. The master device provides the master clock MCLK, which is connected to the
SCLK line of each device in the chain.
Figure 10
SO
SPI
SI
SO
SPI
SCLK
SI
device 3
CS
SCLK
MI
MCS
MCLK
SO
SPI
CS
SI
CS
MO
device 2
SCLK
device 1
SPI_DasyChain.emf
Daisy Chain Configuration
In the SPI block of each device, there is one shift register where one bit from SI line is shifted in each SCLK. The
bit shifted out can be seen at SO. After 16 SCLK cycles, the data transfer for one SPIDER - TLE7243SL has been
finished. In single chip configuration, the CS line must go high to make the device accept the transferred data. In
daisy chain configuration the data shifted out at device #1 has been shifted in to device #2. When using multiple
devices in daisy chain, the number of bits must be correspond with the number of register bits. Figure 11 is
showing a example with 3 SPI devices, where #1 and #3 are 16 bit SPI and #2 has a 8 bit SPI. To get a successful
transmission, there have to be 2* 16 bit + 1* 8bit shifted through the devices. After that, the MCS line must go high.
Datasheet
20
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Serial Peripheral Interface (SPI)
MI
SO device 3
SO device 2
SO device 1
MO
SI device 3
SI device 2
SI device 1
MCS
MCLK
time
SPI_DasyChain2.emf
Figure 11
Data Transfer in Daisy Chain Configuration
8.3
SPI Protocol
The SPI protocol of the SPIDER - TLE7243SL provides two registers. The input register and the diagnosis
register. The diagnosis register contains eight pairs of diagnosis flags, the input register contains the input
multiplexer configuration. After power-on reset, all register bits are set to 1 and the device is in idle mode.
SI
Default: FFFFH
15
14
13
IN8
12
11
IN7
10
9
IN6
8
7
IN5
6
IN4
5
4
IN3
Field
Bits
Type
Description
INn
(n = 8 - 1)
15:14,
13:12,
11:10,
9:8,
7:6,
5:4,
3:2,
1:0
W
Input Register Channel n
00B Stand-by Mode:
Channel is switched off.
Diagnosis flags are cleared.
Diagnosis current is disabled.
01B Input Mode:
Channel is switched according to signal at input pin.
Diagnosis current is enabled in OFF-state.
10B ON Mode:
Channel is switched on.
11B OFF Mode:
Channel is switched off.
Diagnosis current is enabled.
3
2
IN2
1
0
IN1
Note: If all channels are programmed to Standby, the device changes to power down status with minimum current
consumption (sleep mode).
Datasheet
21
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Serial Peripheral Interface (SPI)
SO
Reset Value: 10000H
CS1)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
TER
OL8
D8
OL7
D7
OL6
D6
OL5
D5
OL4
D4
OL3
D3
OL2
D2
OL1
D1
1) This bit is valid between CS hi -> lo and first SCLK lo -> hi transition.
Field
Bits
Type Description
TER
CS
R
Transmission Error
0
Previous transmission was successful (modulo 8 clocks received, minimum 16 bit).
1
Previous transmission failed or first transmission after reset.
OLn
(n = 8 - 1)
15,13,
11,9,7,
5, 3, 1
R
Open Load Flag of channel n
0
Normal operation.
1
Open load has occurred in OFF state.
Dn
(n = 8 - 1)
14,12,
10,8,6,
4, 2, 0
R
Diagnosis Flag of channel n
0
Normal operation.
1
Over load or over temperature switch off has occurred in ON state.
8.3.1
Timing Diagrams
tCS(lead)
tCS(lag)
tCS(td)
tSCLK(P)
CS
0.7Vcc
0.2Vcc
tSCLK(H)
tSCLK(L)
0.7Vcc
SCLK
0.2Vcc
tSI(su)
tSI(h)
0.7Vcc
SI
0.2Vcc
tSO(en)
tSO(v)
tSO(dis)
0.7Vcc
SO
0.2Vcc
SPI Timing.emf
Figure 12
Datasheet
Timing Diagram
22
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Serial Peripheral Interface (SPI)
8.4
SPI Characteristics
Note: Characteristics show the deviation of parameter at given supply voltage and junction temperature. Typical
values show the typical parameters expected from manufacturing.
Electrical Characteristics: Serial Peripheral Interface (SPI)
All voltages with respect to ground, positive current flowing into pin
unless otherwise specified: VDD = 3.0 V to VDDA, VDDA= 4.5V to 5.5V, Tj = -40 ⋅C to +150 ⋅C
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
Min.
Typ.
Max.
0
–
0.2*
VDD
–
0.4*
–
VDD
–
Input Characteristics (CS, SCLK, SI)
8.4.1
8.4.2
L level of pin
CS
SCLK
SI
VCS(L)
VSCLK(L)
VSI(L)
H level of pin
CS
SCLK
SI
VCS(H)
VSCLK(H)
VSI(H)
VDD
8.4.3
L-input pull-up current through CS
ICS(L)
3
17
40
µA
VCS = 0 V
8.4.4
H-input pull-up current through CS ICS(H)
3
15
40
µA
1)
L-input pull-down current through
pin
SCLK
SI
3
8.4.5
8.4.6
H-input pull-down current through
pin
SCLK
SI
VCS = 0.4*VDD
12
80
µA
1)
VSCLK = 0.6 V
VSI = 0.6 V
ISCLK(L)
ISI(L)
10
40
80
µA
VSCLK = VDD
VSI = VDD
ISCLK(H)
ISI(H)
Output Characteristics (SO)
8.4.7
L level output voltage
VSO(L)
0
–
0.6
8.4.8
H level output voltage
VSO(H)
VDD -
–
VDD
V
ISO = -2 mA
ISO = 1.5 mA
0.4 V
Output tristate leakage current
ISO(OFF)
-10
–
10
µA
VCS = VDD
8.4.10
Serial clock frequency
fSCLK
0
–
5
MHz
1)
8.4.11
Serial clock period
tSCLK(P)
200
–
–
ns
1)
8.4.12
Serial clock high time
tSCLK(H)
50
–
–
ns
1)
8.4.13
Serial clock low time
tSCLK(L)
50
–
–
ns
1)
8.4.14
Enable lead time (falling CS to
rising SCLK)
tCS(lead)
250
–
–
ns
1)
8.4.15
Enable lag time (falling SCLK to
rising CS)
tCS(lag)
250
–
–
ns
1)
8.4.16
Transfer delay time (rising CS to
falling CS)
tCS(td)
250
–
–
ns
1)2)
8.4.17
Data setup time (required time SI to tSI(su)
falling SCLK)
20
–
–
ns
1)
8.4.9
Timings
Datasheet
23
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Serial Peripheral Interface (SPI)
Electrical Characteristics: Serial Peripheral Interface (SPI)
All voltages with respect to ground, positive current flowing into pin
unless otherwise specified: VDD = 3.0 V to VDDA, VDDA= 4.5V to 5.5V, Tj = -40 ⋅C to +150 ⋅C
Pos.
Parameter
Symbol
Limit Values
Min.
Typ.
Max.
Unit
Conditions
8.4.18
Output enable time (falling CS to
SO valid)
tSO(en)
–
–
200
ns
CL = 50 pF 1)
8.4.19
Output disable time (rising CS to
SO tri-state)
tSO(dis)
–
–
200
ns
CL = 50 pF 1)
8.4.20
Output data valid time with
capacitive load
tSO(v)
–
–
100
ns
CL = 50 pF 1)
1) Not subject to production test, specified by design.
2) Diagnosis flag update needs the time specified in Chapter 7.1 to get valid information
Datasheet
24
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Application Information
9
Application Information
Note: The following information is given as a hint for the implementation of the device only and shall not be
regarded as a description or warranty of a certain functionality, condition or quality of the device.
Figure 13 shows a simplified application circuit. VDD and VDDA need to be externally reverse polarity protected.
Vbat
+5V
100nF
VDDA
VDD
OUT1
OUT2
Limp Home Circuit
IN1
Possibility to control OUT 1-
IN2
4 via Inputs IN1-4 during
IN3
malfunction of µC
OUT3
OUT4
OUT5
IN4
KL15 Relay
KL50 Relay
Wiper Relay
Horn Relay
OUT6
OUT7
VCC
OUT8
GPIO
RST
low-side
gate control
µC
XC2000
GND
VDD
CS
SPI
SCLK
SPI
LHI
SO
Limp Home Signal
(eg WD out of SBC TLE 8264 G Hermes)
SI
GND
GND
TLE7243SL.emf
Figure 13
Application Diagram
Note: This is a very simplified example of an application circuit. The function must be verified in the real application.
For further information you may contact http://www.infineon.com/spider
Datasheet
25
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Package Outlines
10
Package Outlines
0˚...8˚
0.25 ±0.05 2)
B
0.1 B
Seating Plane
0˚...8˚
0.64 ±0.25
6 ±0.2
0.17 M C A B 24x
24
0.19 +0.06
8˚ MAX.
0.2
8˚ MAX.
0.65
1.75 MAX.
8˚ MAX.
C
3.9 ±0.11)
(1.47)
0.175 ±0.07
0.35 x 45˚
M
C
13
1
12
8.65 ±0.11)
A
Index Marking
1) Does not include plastic or metal protrusion of 0.15 max. per side
2) Does not include dambar protrusion of 0.13 max.
Figure 14
PG-SSOP-24-5, -6
PG-SSOP-24-7 (Plastic Dual Small Outline Package)
Green Product (RoHS compliant)
To meet the world-wide customer requirements for environmentally friendly products and to be compliant with
government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pbfree finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).
Please specify the package needed (e.g. green package) when placing an order
You can find all of our packages, sorts of packing and others in our
Infineon Internet Page “Products”: http://www.infineon.com/products.
Datasheet
26
Dimensions in mm
Rev. 1.3, 2011-10-21
SPI Driver for Enhanced Relay Control
SPIDER - TLE7243SL
Revision History
11
Version
Revision History
Date
Changes
Rev. 1.3
2011-10-21
Marking changed to TLE7243SL_A
Rev. 1.2
2011-05-23
parameter 4.1.6 on page 9, condition and max limit values changed
Rev. 1.1
2011-03-24
new parameter 4.2.6 on page 10 “Analog Supply Turn-ON time” added
5.1 Power Supply on page 11: change from “device is in standby mode” to “device
is in idle mode” after power-on reset (as already described on page 12, 16 and 21)
Rev. 1.0
2009-09-30
released Datasheet
Datasheet
27
Rev. 1.3, 2011-10-21
Edition 2011-10-21
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2011 Infineon Technologies AG
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions or
characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any
information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties
and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights
of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please contact the nearest
Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in
question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.
工商网监
湘ICP备2023018690号
