74LCXZ162244

74LCXZ162244 Low Voltage 16-Bit Buffer/Line Driver with 5V Tolerant Inputs/Outputs and 26: Series Resistors in the Outputs September 2000 Revised June 2005 74LCXZ162244 Low Voltage 16-Bit Buffer/Line Driver with 5V Tolerant Inputs/Outputs and 26: Series Resistors in the Outputs General Description The LCXZ162244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. When VCC is between 0 and 1.5V, the LCXZ162244 is in the high impedance state during power up or power down. this places the outputs in the high impedance (Z) state preventing intermittent low impedance loading or glitching in bus oriented applications. The LCXZ162244 is designed for low voltage (2.7V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment. In addition the outputs include 26: (nominal) series resistors to reduce overshoot and undershoot and are designed to sink/source 12 mA at VCC 3.0V. The LCXZ162244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation. Features s 5V tolerant inputs and outputs s Guaranteed power up/down high impedance s Supports live insertion/withdrawal s Outputs have equivalent 26: series resistors s 2.7V–3.6V VCC specifications provided s 5.3 ns tPD max (VCC 3.0V), 20 PA ICC max 3.0V) s r12 mA output drive (VCC s Implements patented noise/EMI reduction circuitry s Latch-up performance exceeds 500 mA s ESD performance: Human body model ! 2000V Machine model ! 200V Ordering Code: Order Number 74LCXZ162244MEA 74LCXZ162244MEX (Note 1) 74LCXZ162244MTD 74LCXZ162244MTX (Note 1) Package Number MS48A MS48A MTD48 MTD48 Package Description 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TUBES] 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL] 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES] 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL] Note 1: U se this Order Number to receive devices in Tape and Reel. © 2005 Fairchild Semiconductor Corporation DS500251 www.fairchildsemi.com 74LCXZ162244 Connection Diagram Logic Symbol Pin Descriptions Pin Names OEn I0–I15 O0–O15 Description Output Enable Input (Active LOW) Inputs Outputs Truth Tables Inputs OE1 L L H I0–I3 L H X Outputs O0–O3 L H Z OE3 L L H Inputs I8–I11 L H X Outputs O8–O11 L H Z Inputs OE2 L L H H HIGH Voltage Level L LOW Voltage Level X Immaterial Z High Impedance Outputs I4–I7 L H X O4–O7 L H Z OE4 L L H Inputs I12–I15 L H X Outputs O12–O15 L H Z Functional Description The LCXZ162244 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (OEn) input for each nibble. When OEn is LOW, the outputs are in 2-state mode. When OEn is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs. Logic Diagram www.fairchildsemi.com 2 74LCXZ162244 Absolute Maximum Ratings(Note 2) Symbol VCC VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Source/Sink Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value Conditions Units V V Output in 3-STATE or VCC VI  GND VO  GND VO ! VCC 0–1.5V Output in HIGH or LOW State (Note 3) V mA mA mA mA mA 0.5 to 7.0 0.5 to 7.0 0.5 to 7.0 0.5 to VCC  0.5 50 50 50 r50 r100 r100 65 to 150 qC Recommended Operating Conditions (Note 4) Symbol VCC VI VO IOH/IOL TA Supply Voltage Input Voltage Output Voltage Output Current Free-Air Operating Temperature Input Edge Rate, VIN 0.8V–2.0V, VCC 3.0V HIGH or LOW State 3-STATE VCC VCC 3.0V  3.6V 2.7V  3.0V Parameter Operating Min 2.7 0 0 0 Max 3.6 5.5 VCC 5.5 Units V V V mA r12 r8 40 0 85 10 qC ns/V 't/'V Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation. Note 3: IO Absolute Maximum Rating must be observed. Note 4: U nused inputs must be held HIGH or LOW. They may not float. DC Electrical Characteristics Symbol VIH VIL VOH Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage IOH IOH IOH IOH IOH VOL LOW Level Output Voltage IOL IOL IOL IOL IOL II IOZ IOFF IPU/PD ICC Input Leakage Current 3-STATE Output Leakage Power-Off Leakage Current Power Up/Down 3-STATE Output Current Quiescent Supply Current Increase in ICC per Input Conditions VCC (V) 2.7  3.6 2.7  3.6 TA 40qC to 85qC Max Units V Min 2.0 0.8 VCC  0.2 2.2 2.4 2.0 0.2 0.4 0.55 0.6 0.8 V 100 PA 4 mA 6 mA 8 mA 12 mA 100 PA 4 mA 6 mA 8 mA 12 mA 2.7  3.6 2.7 3.0 2.7 3.0 2.7  3.6 2.7 3.0 2.7 3.0 2.7  3.6 2.7  3.6 0 0  1.5 2.7  3.6 2.7  3.6 2.7  3.6 V V 0 d VI d 5.5V 0 d VO d 5.5V VI VO VI VI VIH V IH or VIL 5.5V 0.5V to VCC GND or VCC V CC or GND VCC 0.6V VI or VO r5.0 r5.0 10 PA PA PA PA PA PA r5.0 225 3.6V d VI, VO d 5.5V (Note 5) r225 500 'ICC 3 www.fairchildsemi.com 74LCXZ162244 DC Electrical Characteristics Note 5: Outputs disabled or 3-STATE only. (Continued) AC Electrical Characteristics TA Symbol Parameter VCC CL Min tPHL tPLH tPZL tPZH tPLZ tPHZ tOSHL tOSLH Output to Output Skew (Note 6) Output Disable Time Propagation Delay Data to Output Output Enable Time 1.0 1.0 1.0 1.0 1.0 1.0 40qC to 85qC, RL 50 pF Max 5.3 5.3 6.3 6.3 5.4 5.4 1.0 1.0 CL Min 1.0 1.0 1.0 1.0 1.0 1.0 500 : 2.7V 50 pF Max 6.0 6.0 7.1 7.1 5.7 5.7 ns ns ns ns Units 3.3V r 0.3V VCC Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). Parameter guaranteed by design. Dynamic Switching Characteristics Symbol VOLP VOLV Parameter Quiet Output Dynamic Peak VOL Quiet Output Dynamic Valley VOL CL CL 50 pF, VIH 50 pF, VIH Conditions 3.3V, VIL 3.3V, VIL 0V 0V VCC (V) 3.3 3.3 TA 25qC 0.8 Units V V Typical 0.8 Capacitance Symbol CIN COUT CPD Input Capacitance Output Capacitance Power Dissipation Capacitance Parameter VCC VCC VCC Open, VI 3.3V, VI 3.3V, VI Conditions 0V or VCC 0V or VCC 0V or VCC, f 10 MHz Typical 7 8 20 Units pF pF pF www.fairchildsemi.com 4 74LCXZ162244 AC LOADING and WAVEFORMS Generic for LCX Family FIGURE 1. AC Test Circuit (CL includes probe and jig capacitance) VI 6V for VCC 3.3V, 2.7V 2.5V VCC * 2 for VCC CL 50 pF 30 pF Waveform for Inverting and Non-Inverting Functions 3-STATE Output High Enable and Disable Times for Logic Propagation Delay. Pulse Width and trec Waveforms Setup Time, Hold Time and Recovery Time for Logic 3-STATE Output Low Enable and Disable Times for Logic FIGURE 2. Waveforms (Input Characteristics; f =1MHz, tR = tF = 3ns) Symbol Vmi Vmo Vx Vy VCC 3.3V r 0.3V 1.5V 1.5V VOL  0.3V VOH  0.3V 1.5V 1.5V VOL  0.3V VOH  0.3V 2.7V trise and tfall 5 www.fairchildsemi.com 74LCXZ162244 Schematic Diagram Generic for LCX Family www.fairchildsemi.com 6 74LCXZ162244 Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS48A 7 www.fairchildsemi.com 74LCXZ162244 Low Voltage 16-Bit Buffer/Line Driver with 5V Tolerant Inputs/Outputs and 26: Series Resistors in the Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com