0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74VHCT244A

74VHCT244A

  • 厂商:

    FAIRCHILD(仙童半导体)

  • 封装:

  • 描述:

    74VHCT244A - Octal Buffer/Line Driver with 3-STATE Outputs - Fairchild Semiconductor

  • 数据手册
  • 价格&库存
74VHCT244A 数据手册
74VHCT244A Octal Buffer/Line Driver with 3-STATE Outputs March 1997 Revised April 2005 74VHCT244A Octal Buffer/Line Driver with 3-STATE Outputs General Description The VHCT244A is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHCT244A is a non-inverting 3-STATE buffer having two active-LOW output enables. This device is designed to be used as 3-STATE memory address drivers, clock drivers, and bus oriented transmitter/ receivers. Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. Note 1: Outputs in OFF-State Features s High Speed: tPD 5.9 ns (typ) at VCC 5V s Power down protection is provided on inputs and outputs s Low power dissipation: ICC 4 PA (max) @ TA 25qC s Pin and function compatible with 74HCT244 Ordering Code: Order Number 74VHCT244AM 74VHCT244ASJ 74VHCT244AMTC 74VHCT244AN Package Number M20B M20D MTC20 N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Pb-Free package per JEDEC J-STD-020B. Logic Symbol Connection Diagram © 2005 Fairchild Semiconductor Corporation DS500003 www.fairchildsemi.com 74VHCT244A Pin Descriptions Pin Names OE1, OE2 I0–I7 O0–O7 Description 3-STATE Output Enable Inputs Inputs 3-STATE Outputs Truth Tables Inputs OE1 L L H Inputs OE2 L L H H HIGH Voltage Level L LOW Voltage Level I Immaterial Z High Impedance Outputs In L H X (Pins 12, 14, 16, 18) L H Z Outputs In L H X (Pins 3, 5, 7, 9) L H Z www.fairchildsemi.com 2 74VHCT244A Absolute Maximum Ratings(Note 2) Supply Voltage (VCC) DC Input Voltage (VIN) DC Output Voltage (VOUT ) (Note 3) (Note 4) Input Diode Current (IIK) Output Diode Current (IOK) (Note 5) DC Output Current (IOUT ) DC VCC/GND Current (ICC) Storage Temperature (TSTG) Lead Temperature (TL) (Soldering, 10 seconds) 260qC 0.5V to 7.0V 0.5V to 7.0V 0.5V to VCC  0.5V 0.5V to 7.0V 20 mA r20 mA r25 mA r75 mA 65qC to 150qC Recommended Operating Conditions (Note 6) Supply Voltage (VCC) Input Voltage (VIN) Output Voltage (VOUT) (Note 3) (Note 4) Operating Temperature (TOPR) Input Rise and Fall Time (tr, tf) VCC 5.0V r 0.5V 0 ns/V a 20 ns/V Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications. Note 3: HIGH or LOW state. IOUT absolute maximum rating must be observed. Note 4: When outputs are in OFF-STATE or when VCC Note 5: VOUT  GND, V OUT ! VCC (Outputs Active). Note 6: Unused inputs must be held HIGH or LOW. They may not float. OV. 4.5V to 5.5V 0V to 5.5V 0V to VCC 0V to 5.5V 40qC to 85qC DC Electrical Characteristics Symbol VIH VIL VOH VOL IOZ IIN ICC ICCT IOFF Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage LOW Level Output Voltage 3-STATE Output Off-State Current Input Leakage Current Quiescent Supply Current Maximum ICC/Input Output Leakage Current (Power Down State) 5.5 0.0 1.35 0.5 1.50 5.0 mA VIN VOUT 3.4V VCC or GND 5.5V Other Input 5.5 4.0 40.0 V CC (V) 4.5 5.5 4.5 5.5 4.5 4.5 5.5 0–5.5 4.40 3.94 0.0 0.1 0.36 4.50 TA Min 2.0 2.0 0.8 0.8 4.40 3.80 0.1 0.44 25qC Typ Max TA 40qC to 85qC Max 2.0 2.0 0.8 0.8 Min Units V V V V V V VIN VIN VOUT VIN VIN VIN Conditions VIH IOH or VIL IOH VIH IOL or VIL IOL VIH or VIL 50 PA 8 mA 50 PA 8 mA r0.25 r0.1 r2.5 r1.0 PA PA PA VCC or GND 5.5V or GND VCC or GND PA 3 www.fairchildsemi.com 74VHCT244A Noise Characteristics Symbol VOLP (Note 7) VOLV (Note 7) VIHD (Note 7) VILD (Note 7) Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL Minimum HIGH Level Dynamic Input Voltage Maximum LOW Level Dynamic Input Voltage VCC (V) 5.0 5.0 5.0 5.0 TA Typ 0.9 2 5 qC Limits 1.1 Units V V V V CL CL CL CL Conditions 50 pF 50 pF 50 pF 50 pF 0.9 1.1 2.0 0.8 Note 7: Parameter guaranteed by design. AC Electrical Characteristics Symbol tPLH tPHL tPZL tPZH tPLZ tPHZ tOSLH tOSHL CIN COUT CPD Parameter Propagation Delay Time 3-STATE Output Enable Time 3-STATE Output Disable Time Output to Output Skew Input Capacitance Output Capacitance Power Dissipation Capacitance Note 8: Parameter guaranteed by design. tOSLH |tPLH max  t PLH min|; tOSHL |tPHL max  tPHL min| Note 9: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: ICC (opr.) CPD * VCC * fIN  ICC/8 (per F/F). The total CPD when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: CPD (total) 20  12n. V CC (V) 5.0 r 0.5 5.0 r 0.5 5.0 r 0.5 5.0 r 0.5 TA Min 2 5 qC Typ 5.4 5.9 7.7 8.2 8.8 Max 7.4 8.4 10.4 11.4 11.4 1.0 4 9 18 10 TA 40qC to 85qC Max 8.5 9.5 12.5 13.5 13.0 1.0 10 1.0 1.0 1.0 1.0 1.0 Min Units ns ns ns ns pF pF pF RL RL Conditions CL CL 1 k: CL CL 1 k: CL 15 pF 50 pF 15 pF 50 pF 50 pF (Note 8) VCC VCC Open 5.0V (Note 9) www.fairchildsemi.com 4 74VHCT244A Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B 5 www.fairchildsemi.com 74VHCT244A Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D www.fairchildsemi.com 6 74VHCT244A Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20 7 www.fairchildsemi.com 74VHCT244A Octal Buffer/Line Driver with 3-STATE Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
74VHCT244A 价格&库存

很抱歉,暂时无法提供与“74VHCT244A”相匹配的价格&库存,您可以联系我们找货

免费人工找货