0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
GS1524ACKDE3

GS1524ACKDE3

  • 厂商:

    GENNUM(升特)

  • 封装:

    SOIC16

  • 描述:

    IC CABLE EQUALIZER 16SOIC

  • 数据手册
  • 价格&库存
GS1524ACKDE3 数据手册
GS1524A Adaptive Cable Equalizer Features • • • • • • • • • • • • • • SMPTE 292M, SMPTE 344M and SMPTE 259M compliant Automatic cable equalization Multi-standard operation from 143Mb/s to 1.485Gb/s Supports DVB-ASI at 270Mb/s Pb-free and RoHS Compliant Pin compatible with the GS9064 Cable Equalizer Manual bypass (useful for low data rates with slow rise/fall times) Performance optimized for 270Mb/s and 1.485Gb/s Typical equalized length of Belden 1694A cable: 200m at 1.485Gb/s, 350m at 270Mb/s 50Ω differential output (with internal 50Ω pull-ups) Manual output mute or programmable mute based on max cable length adjust Cable length indicator for SMPTE 259M inputs Single 3.3V power supply operation Operating temperature range: 0°C to +70°C Description The GS1524A is a second-generation high-speed BiCMOS integrated circuit designed to equalize and restore signals received over 75Ω co-axial cable. The GS1524A is designed to support SMPTE 292M, SMPTE 344M and SMPTE 259M, and is optimized for performance at 270Mb/s and 1.485Gb/s. The GS1524A features DC restoration to compensate for the DC content of SMPTE pathological test patterns. The device also incorporates a Cable Length Indicator (CLI) that provides an indication of the amount of cable being equalized for data rates up to 360Mb/s. A voltage programmable mute threshold (MCLADJ) is included to allow muting of the GS1524A output when an approximate selected cable length is reached for SMPTE 259M signals. This feature allows the GS1524A to distinguish between low amplitude SD-SDI signals and noise at the input of the device. The bidirectional CD/MUTE pin indicates the presence of a valid signal at the input of the GS1524A in addition to functioning as a mute control input. The outputs of the GS1524A will be forced to a mute state when an invalid input reference signal is applied to the input of the device or the application layer sets the CD/MUTE pin HIGH. If the application layer forces CD/MUTE LOW, the serial digital output of the device will always be active. Power consumption is typically 265mW using a 3.3V power supply. The GS1524A is Pb-free, and the encapsulation compound does not contain halogenated flame retardant (RoHS Compliant). Applications • SMPTE 292M, SMPTE 344M and SMPTE 259M Coaxial Cable Serial Digital Interfaces. GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 www.gennum.com 1 of 16 MCLADJ CABLE LENGTH INDICATOR/ADJUSTOR CARRIER DETECT MUTE CLI CD/MUTE BYPASS SDI SDI EQUALIZER DC RESTORE OUTPUT SDO SDO AGC GS1524A Functional Block Diagram Revision History Version 6 ECR 152097 PCN – Date June 2009 Changes and/or Modifications Removed ‘Proprietary & Confidential’ from footer. Updated document format. Corrected P/N in Ordering Information. 5 147547 – September 2007 September 2007 August 2006 4 147532 – Added P/N to Ordering Information. 3 141578 40438 Added 200m output cable length jitter data at 1.485Gb/s in AC Electrical Characteristics and clarified 0m cable length input voltage swing condition. Modified 200m cable length in Features section and Detailed Description. Corrected process to BiCMOS. Updated document status to Data Sheet. Updated all ‘Green’ references to say ‘RoHS Compliant’. Clarified naming of solder reflow profiles and re-ordered profiles to show preference for Pb-free profile. Removed ‘Proprietary and Confidential’ footer. Corrected minor typing errors. Changed to Preliminary Data Sheet. Removed references to GS9064A. Updated AC, DC and Absolute Maximum Ratings tables. Added solder reflow profiles. Added Packaging Data information. Corrected minor typing errors. New document. 2 1 137826 136832 – – August 2005 May 2005 0 135247 – December 2004 A 131284 – March 2004 GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 2 of 16 Contents Features.................................................................................................................................................................1 Applications.........................................................................................................................................................1 Description...........................................................................................................................................................1 Revision History .................................................................................................................................................2 1. Pin Out...............................................................................................................................................................4 1.1 GS1524A Pin Assignment ..............................................................................................................4 1.2 GS1524A Pin Descriptions .............................................................................................................5 2. Electrical Characteristics ............................................................................................................................6 2.1 Absolute Maximum Ratings ..........................................................................................................6 2.2 DC Electrical Characteristics ........................................................................................................6 2.3 AC Electrical Characteristics ........................................................................................................7 3. Input / Output Circuits ................................................................................................................................9 4. Detailed Description.................................................................................................................................. 10 4.1 Serial Digital Inputs ...................................................................................................................... 11 4.2 Cable Equalization ........................................................................................................................ 11 4.3 Programmable Mute Output and Cable Length Indicator ............................................... 11 4.4 Mute and Carrier Detect .............................................................................................................. 12 5. Application Information .......................................................................................................................... 13 5.1 PCB Layout ....................................................................................................................................... 13 5.2 Typical Application Circuits ...................................................................................................... 13 6. Package & Ordering Information .......................................................................................................... 14 6.1 Package Dimensions ..................................................................................................................... 14 6.2 Packaging Data ............................................................................................................................... 14 6.3 Solder Reflow Profiles .................................................................................................................. 15 6.4 Ordering Information ................................................................................................................... 16 GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 3 of 16 1. Pin Out 1.1 GS1524A Pin Assignment CLI VCC VEE SDI SDI VEE AGC+ AGC- 1 2 3 4 5 6 7 8 GS1524A (top view) 16 15 14 13 12 11 10 9 CD/MUTE VCC VEE SDO SDO V EE MCLADJ BYPASS Figure 1-1: 16-Pin SOIC GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 4 of 16 1.2 GS1524A Pin Descriptions Table 1-1: GS1524A Pin Descriptions Pin Number 1 Name CLI Timing Analog Type Output Description Cable Length Indicator. An analog voltage will be output proportional to the cable length connected to the serial digital input. NOTE: CLI is recommended for data rates up the 360Mb/s only. 2, 15 VCC Analog Power Most positive power supply connection. Connect to +3.3V DC. 3, 6, 11, 14 VEE Analog Power Most negative power supply connection. Connect to GND. 4, 5 7, 8 SDI, SDI AGC+, AGCBYPASS Analog Analog Input – Serial digital differential input. External AGC capacitor. Connect pin 7 and pin 8 together through a 1uF capacitor. 9 Not Synchronous Analog Input Forces the Equalizing and DC RESTORE stages into bypass mode when HIGH. No equalization occurs in this mode. Maximum cable length adjust. Adjusts the approximate maximum amount of cable to be equalized (from 0m to the maximum cable length). The output is muted (latched to the last state) when the maximum cable length is achieved. NOTE: MCLADJ is only recommended for data rates up to 360Mb/s. 10 MCLADJ Input 12, 13 16 SDO, SDO CD/MUTE Analog Not Synchronous Output Bidirectiona l Equalized serial digital differential output. STATUS SIGNAL OUTPUT / CONTROL SIGNAL INPUT levels are LVCMOS/LVTTL compatible. OUTPUT (CD): Indicates the presence of a valid input signal. When the CD pin is LOW, a valid input signal has been detected. When this pin is HIGH, the input signal is invalid. If CD is set HIGH, the serial digital output of the device will be forced to a steady state (latched to the last state). NOTE: This pin will indicate loss of carrier for data rates > 19Mb/s. INPUT (MUTE): When the MUTE pin is set HIGH by the application interface, the serial digital output of the device will be forced to a steady state (latched to the last state). When the MUTE pin is set LOW, the serial digital output of the device will be active. NOTE: The CD/MUTE pin is not functional when BYPASS is set HIGH. GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 5 of 16 2. Electrical Characteristics 2.1 Absolute Maximum Ratings Parameter Supply Voltage Input ESD Voltage Storage Temperature Range Input Voltage Range (any input) Operating Temperature Range Solder Reflow Temperature Value -0.5V to +3.6 VDC 2kV -50°C < Ts < 125°C -0.3 to (VCC +0.3)V 0°C to 70°C 260°C 2.2 DC Electrical Characteristics Table 2-1: DC Electrical Characteristics VCC = 3.3V ±5%, TA = 0°C to 70°C, unless otherwise shown Parameter Supply Voltage Power Consumption Supply Current Output Common Mode Voltage Input Common Mode Voltage CLI DC Voltage (0m) CLI DC Voltage (no signal) MCLADJ DC Voltage (to mute signal) MCLADJ Range CD/MUTE Output Voltage Symbol VCC PD Is VCMOUT VCMIN – – – Conditions – TA = 25°C TA = 25°C TA = 25°C TA = 25°C TA = 25°C TA = 25°C 0m, TA = 25°C TA = 25°C Carrier not present Carrier present Min 3.135 – – – Typ 3.3 265 80 VCC - ΔVSDO/2 1.75 Max 3.465 – – – Units V mW mA V Notes ±5% – – – – – V – – – – 2.5 1.9 1.3 – – – V V V – – – – VCD/MUTE(OH) VCD/MUTE(OL) – 2.4 0.69 – – – V V – – – – 0.4 V – GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 6 of 16 Table 2-1: DC Electrical Characteristics (Continued) VCC = 3.3V ±5%, TA = 0°C to 70°C, unless otherwise shown Parameter CD/MUTE Input Voltage Required to Force Outputs to Mute CD/MUTE Input Voltage Required to Force Outputs Active Symbol VCD/MUTE Conditions Mute Min 2.0 Typ – Max – Units V Notes – VCD/MUTE Activate – – 0.8 V – 2.3 AC Electrical Characteristics Table 2-2: AC Electrical Characteristics VCC = 3.3V ±5%, TA = 0°C to 70°C, unless otherwise shown Parameter Serial input data rate Input Voltage Swing Symbol DRSDO ΔVSDI ΔVSDO – Conditions GS1524A TA =25°C, at transmitter 50Ω load, TA =25°C, differential 270Mb/s Belden 1694A: 0-350m Belden 8281: 0-280m 1.485Gb/s Belden 1694A: 0-140m Belden 8281: 0-100m 1.485Gb/s Belden 1694A: 140-200m 20% - 80% – – – – single ended single ended Min 143 720 Typ – 800 Max 1485 950 Units Mb/s mVp-p mVp-p UI Notes – 0m cable length – Output Voltage Swing – 750 – Output Jitter for Various Cable Lengths and Data Rates – 0.2 – 1,4 – – 0.25 – UI 1,4 – – 0.3 – UI 3,4 Output Rise/Fall time Mismatch in rise/fall time Duty cycle distortion Overshoot Input Return Loss Input Resistance Input Capacitance – – – – – – – – – – – 15 – – 80 – – – – 1.64 1 220 30 30 10 – – – ps ps ps % dB kΩ pF – – – – 2 – – GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 7 of 16 Table 2-2: AC Electrical Characteristics (Continued) VCC = 3.3V ±5%, TA = 0°C to 70°C, unless otherwise shown Parameter Output Resistance NOTES: Symbol – Conditions single ended Min – Typ 50 Max – Units Ω Notes – 1. All parts production tested. In order to guarantee jitter over the full range of specification (VCC = 3.3V ±5%, TA = 0°C to 70°C, and 720-880mV launch swing from the SDI cable driver) the recommended applications circuit must be used. 2. Tested on CB1524 board from 5MHz to 2GHz. 3. Based on characterization data using the recommended applications circuit, at VCC = 3.3V, TA = 25°C, and 800mV launch swing from the SDI cable driver. 4. Equalizer Pathological test signal is used. GigaBERT 1400 EXT. CLOCK CLOCK OUT DATA OUT 50/75 8281 or 1694A CABLE IN GS1524A TEST BOARD OUT OUT CH. 1 CH. 2 TDS 820 EXT. TRIGGER EXT. CLOCK 1.485GHz/270MHz Figure 2-1: Test Circuit GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 8 of 16 3. Input / Output Circuits 3k SDI RC 3.6k 3k SDI 3.6k Figure 3-1: Input Equivalent Circuit VCC 12k + MCLADJ - 150µ Figure 3-2: MCLADJ Equivalent Circuit 50 50 SDO SDO Figure 3-3: Output Circuit GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 9 of 16 VCC 10k 10k CLI + Figure 3-4: CLI Output Circuit CD/MUTE Figure 3-5: CD/MUTE Circuit BYPASS Figure 3-6: Bypass Circuit 4. Detailed Description The GS1524A is a high speed BiCMOS IC designed to equalize serial digital signals. The GS1524A can equalize both HD and SD serial digital signals, and will typically equalize 200m of Belden 1694A cable at 1.485Gb/s and 350m at 270Mb/s. The GS1524A/ is powered from a single +3.3V power supply and consumes approximately 265mW of power. GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 10 of 16 4.1 Serial Digital Inputs The serial data signal may be connected to the input pins (SDI/SDI) in either a differential or single ended configuration. AC coupling of the inputs is recommended, as the SDI and SDI inputs are internally biased at approximately 1.8V. 4.2 Cable Equalization The input signal passes through a variable gain equalizing stage whose frequency response closely matches the inverse of the cable loss characteristic. In addition, the variation of the frequency response with control voltage imitates the variation of the inverse cable loss characteristic with cable length. The edge energy of the equalized signal is monitored by a detector circuit which produces an error signal corresponding to the difference between the desired edge energy and the actual edge energy. This error signal is integrated by both an internal and an external AGC filter capacitor providing a steady control voltage for the gain stage. As the frequency response of the gain stage is automatically varied by the application of negative feedback, the edge energy of the equalized signal is kept at a constant level which is representative of the original edge energy at the transmitter. The equalized signal is also DC restored, effectively restoring the logic threshold of the equalized signal to its correct level independent of shifts due to AC coupling. The digital output signals have a nominal voltage of 750mVpp differential, or 375mVpp single ended when terminated with 50Ω as shown in Figure 4-1. +187.5mV VCM = 2.925V typical SDO -187.5mV SDO 50 50 +187.5mV VCM = 2.925V typical -187.5mV Figure 4-1: Typical Output Voltage Levels 4.3 Programmable Mute Output and Cable Length Indicator For SMPTE 259M inputs, the GS1524A incorporates a programmable threshold output mute (MCLADJ) and an analog cable length indicator (CLI). GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 11 of 16 MCLADJ In applications where there are multiple input channels using the GS1524A, it is advantageous to have a programmable mute output to avoid signal crosstalk. The output of the GS1524A can be muted when the input signal decreases below a certain input level. This threshold is determined using the input voltage applied to the MCLADJ pin. The MCLADJ pin may be left unconnected for applications where output muting is not required. This feature has been designed for use in applications such as routers where signal crosstalk and circuit noise cause the equalizer to output erroneous data when no input signal is present. The use of a Carrier Detect function with a fixed internal reference does not solve this problem since the signal to noise ratio on the circuit board could be significantly less than the default signal detection level set by the on chip reference. NOTE: MCLADJ is only recommended for data rates up to 360Mb/s. CLI The output voltage of the CLI pin is an approximation of the amount of cable present at the GS1524A input. With 0m of cable, 800mV input signal levels, and a data rate of 270Mb/s, the CLI output voltage is approximately 2.5V. As the cable length increases, the CLI voltage decreases providing an approximate correlation between the CLI voltage and cable length. NOTE: CLI is only recommended for data rates up to 360Mb/s. 4.4 Mute and Carrier Detect In addition to the programmable mute output and cable length indicator, the GS1524A includes a multi-function CD/MUTE bidirectional pin that provides the following functions: INPUT (MUTE) Applying a HIGH INPUT to the CD/MUTE pin forces the GS1524A outputs to a muted condition. The minimum voltage required to force the outputs to a muted condition is listed in the DC electrical characteristics table. In this condition the outputs will be latched to the last logic level present at the output to avoid signal crosstalk. Applying a LOW INPUT to the CD/MUTE pin will force the GS1524A outputs to remain active regardless of the length of input cable and the voltage applied to the MCLADJ pin. See the DC electrical characteristics table for voltage levels. OUTPUT (CD) When used as an OUTPUT, the CD/MUTE pin will indicate the presence of a valid input signal. When CD/MUTE is LOW, a valid input signal has been detected at the input of the device. When CD/MUTE is HIGH, the input signal is invalid. This pin will indicate loss of carrier for data rates greater than 19Mb/s. NOTE: The CD/MUTE pin is not functional in BYPASS mode. GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 12 of 16 5. Application Information 5.1 PCB Layout Special attention must be paid to component layout when designing serial digital interfaces for HDTV. An FR-4 dielectric can be used, however, controlled impedance transmission lines are required for PCB traces longer than approximately 1cm. Note the following PCB artwork features used to optimize performance: • • • • PCB trace width for HD rate signals is closely matched to SMT component width to minimize reflections due to change in trace impedance. The PCB ground plane is removed under the GS1524A input components to minimize parasitic capacitance. The PCB ground plane is removed under the GS1524A output components to minimize parasitic capacitance. High speed traces are curved to minimize impedance changes. 5.2 Typical Application Circuits CLI CD/MUTE VCC VCC 10n 10n BNC GS1524A 6.4n 1u 75 1u 1 2 3 4 5 6 7 8 + 1u CLI VCC VEE SDI SDI VEE AGC+ AGCCD/MUTE VCC VEE SDO SDO VEE MCLADJ BYPASS 16 15 14 13 12 11 10 9 + 4u7 SDO + SDO 4u7 75 37.4 MCLADJ BYPASS NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted. Figure 5-1: GS1524A Typical Application Circuit GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 13 of 16 6. Package & Ordering Information 6.1 Package Dimensions * CONTROLLING DIMENSION: MM 16 9 MILLIMETER Symbol MIN. A E H A1 A2 0.010" 1 b 8 L GAUGE PLANE b c D E e Detail F H L L1 Y 0° 5.80 0.40 1.35 0.10 1.30 0.33 0.19 9.80 3.80 9.91 3.90 1.27 6.00 0.64 1.07 0.10 8° 0° 6.20 1.27 0.228 0.016 NOM. 1.63 0.15 1.40 0.41 MAX. 1.75 0.25 1.50 0.51 0.25 10.01 4.00 MIN. 0.053 0.004 0.051 0.013 0.007 0.386 0.150 0.390 0.154 0.50 0.236 0.025 0.042 0.004 8° 0.244 0.050 NOM. 0.064 0.006 0.055 0.016 MAX. 0.069 0.010 0.059 0.020 0.010 0.394 0.157 INCH D A2 c A1 e A L1 Y Seating Plane See Detail F 6.2 Packaging Data Parameter Package Type Package Drawing Reference Moisture Sensitivity Level Junction to Air Thermal Resistance, θj-a (at zero airflow) Pb-free and RoHS Compliant Value SOIC 16L JEDEC MS012 2 94.1°C/W Yes GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 14 of 16 6.3 Solder Reflow Profiles The device is manufactured with Matte-Sn terminations and is compatible with both standard eutectic and Pb-free solder reflow profiles. MSL qualification was performed using the maximum Pb-free reflow profile shown in Figure 6-1. The recommended standard Pb reflow profile is shown in Figure 6-2. Temperature 6 0-150 se c . 20-40 se c . 2 6 0°C 250°C 3 °C/se c m ax 217°C 6 °C/se c m ax 200°C 150°C 25°C Time 6 0-180 se c . max 8 min. max Figure 6-1: Maximum Pb-free Solder Reflow Profile (Preferred) Temperature 6 0-150 se c . 10-20 se c . 230°C 220°C 3 °C/se c m ax 183°C 6 °C/se c m ax 150°C 100°C 25°C Time 120 se c . max 6 m in. max Figure 6-2: Standard Pb Solder Reflow Profile GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 15 of 16 6.4 Ordering Information Part Number GS1524A GS1524A GS1524ACKDE3 GS1524ACTDE3 Package Pb-free 16-Pin SOIC Pb-free 16-Pin SOIC Tape Temperature Range 0°C to 70°C 0°C to 70°C DOCUMENT IDENTIFICATION CAUTION ELECTROSTATIC SENSITIVE DEVICES DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION DATA SHEET The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible. GENNUM CORPORATE HEADQUARTERS 4281 Harvester Road, Burlington, Ontario L7L 5M4 Canada Phone: +1 (905) 632-2996 E-mail: corporate@gennum.com Fax: +1 (905) 632-2055 www.gennum.com OTTAWA 232 Herzberg Road, Suite 101 Kanata, Ontario K2K 2A1 Canada Phone: +1 (613) 270-0458 Fax: +1 (613) 270-0429 SNOWBUSH IP - A DIVISION OF GENNUM 439 University Ave. Suite 1700 Toronto, Ontario M5G 1Y8 Canada Phone: +1 (416) 925-5643 Fax: +1 (416) 925-0581 E-mail: sales@snowbush.com Web Site: http://www.snowbush.com GERMANY Hainbuchenstraße 2 80935 Muenchen (Munich), Germany Phone: +49-89-35831696 Fax: +49-89-35804653 E-mail: gennum-germany@gennum.com CALGARY 3553 - 31st St. N.W., Suite 210 Calgary, Alberta T2L 2K7 Canada Phone: +1 (403) 284-2672 NORTH AMERICA WESTERN REGION Bayshore Plaza 2107 N 1st Street, Suite #300 San Jose, CA 95131 United States Phone: +1 (408) 392-9454 Fax: +1 (408) 392-9427 E-mail: naw_sales@gennum.com MEXICO 288-A Paseo de Maravillas Jesus Ma., Aguascalientes Mexico 20900 Phone: +1 (416) 848-0328 UNITED KINGDOM North Building, Walden Court Parsonage Lane, Bishop’s Stortford Hertfordshire, CM23 5DB United Kingdom Phone: +44 1279 714170 Fax: +44 1279 714171 JAPAN KK Shinjuku Green Tower Building 27F 6-14-1, Nishi Shinjuku Shinjuku-ku, Tokyo, 160-0023 Japan Phone: +81 (03) 3349-5501 Fax: +81 (03) 3349-5505 E-mail: gennum-japan@gennum.com Web Site: http://www.gennum.co.jp NORTH AMERICA EASTERN REGION 4281 Harvester Road Burlington, Ontario L7L 5M4 Canada Phone: +1 (905) 632-2996 Fax: +1 (905) 632-2055 E-mail: nae_sales@gennum.com INDIA #208(A), Nirmala Plaza, Airport Road, Forest Park Square Bhubaneswar 751009 India Phone: +91 (674) 653-4815 Fax: +91 (674) 259-5733 KOREA 8F Jinnex Lakeview Bldg. 65-2, Bangidong, Songpagu Seoul, Korea 138-828 Phone: +82-2-414-2991 Fax: +82-2-414-2998 E-mail: gennum-korea@gennum.com TAIWAN 6F-4, No.51, Sec.2, Keelung Rd. Sinyi District, Taipei City 11502 Taiwan R.O.C. Phone: (886) 2-8732-8879 Fax: (886) 2-8732-8870 E-mail: gennum-taiwan@gennum.com Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement. All other trademarks mentioned are the properties of their respective owners. GENNUM and the Gennum logo are registered trademarks of Gennum Corporation. © Copyright 2004 Gennum Corporation. All rights reserved. www.gennum.com GS1524A Adaptive Cable Equalizer Data Sheet 28852 - 5 June 2009 16 of 16 16
GS1524ACKDE3 价格&库存

很抱歉,暂时无法提供与“GS1524ACKDE3”相匹配的价格&库存,您可以联系我们找货

免费人工找货