CDP1857CE

TM CDP1857C 4-Bit Bus Buffer/Separator Description The CDP1857C is a 4-bit CMOS non-inverting bus separator designed for use in CDP1800-series microprocessor systems. It can be controlled directly by a 1800-series microprocessor without the use of additional components. The CDP1857 is designed for use as a bus buffer or separator between the 1800-series microprocessor data bus and I/O devices. It provides a chip-select (CS) input signal which, when high (1), enables the bus-separator three-state output drivers. The direction of data flow, when enabled, is controlled by the MRD input signal. In the CDP1857, when MRD = 1, it enables the three-state bus drivers (DB0-DB3) and transfers data from the DATA-IN lines onto the data bus. When MRD = 0, it disables the three-state bus drivers (DB0-DB3) and enables the three-state data output drivers (DO0DO3), thus, transferring data from the data bus to the DATA-OUT terminals. The CDP1857 can be used as a bidirectional bus buffer by connecting the corresponding DI and DO terminals (Figure 1). The MRD output signal from the 1800-series microprocessor has the correct polarity to control the CDP1857 when it is used as I/O bus buffer/separator. Therefore, the 1800-series microprocessor MRD signal can be connected directly to the MRD input of CDP1857. See Function Table 1 for use of the CDP1857 as an I/O bus buffer/separator. The CDP1857C is supplied in 16-lead hermetic, dual-in-line ceramic packages (D suffix), and in 16-lead plastic packages (E suffix). March 1997 Features • Provides Easy Connection of I/O to CDP1800-Series Microprocessor Data Bus • Non-Inverting Fully Buffered Data Transfer Ordering Information PART NUMBER CDP1857CE CDP1857CD TEMP. RANGE -40oC to +85oC -40oC to +85oC PACKAGE PDIP SBDIP PKG. NO. E16.3 D16.3 TABLE 1. CDP1857 FUNCTION FOR I/O BUS SEPARATOR OPERATION CS 0 1 1 MRD X 0 1 DATA BUS OUT DB0-DB3 High Impedance High Impedance Data In DATA OUT DO0-DO3 High Impedance Data Bus High Impedance Pinout 16 LEAD DIP TOP VIEW DI0 1 DI1 2 DO0 3 DO1 4 DO2 5 DO3 6 DI2 7 VSS 8 16 VDD 15 CS 14 DB0 13 DB1 12 DB2 11 DB3 10 MRD 9 DI3 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2001. All Rights Reserved File Number 1192.2 62 TM Functional Diagram For CDP1857 DI0 1 14 3 DO0 2 DI1 4 DO1 7 DI2 5 DO2 12 DB2 13 DB1 DB0 DI3 9 11 6 DB3 DO3 15 10 MRD CS 16 = VDD 8 = VSS File Number 63 CDP1857C Absolute Maximum Ratings DC Supply Voltage Range, (V DD) (All Voltages Referenced to VSS Terminal) . . . . . . . -0.5V to +7V Input Voltage Range, All Inputs . . . . . . . . . . . . . -0.5V to VDD +0.5V DC Input Current, Any One Input . . . . . . . . . . . . . . . . . . . . . . . . ±10mA Thermal Information Thermal Resistance (Typical) θJA ( oC/W) θJC (oC/W) PDIP Package . . . . . . . . . . . . . . . . . . . 85 N/A SBDIP Package. . . . . . . . . . . . . . . . . . 85 22 Device Dissipation Per Output Transistor TA = Full Package Temperature Range (All Package Types) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100mW Operating Temperature Range (TA) Package Type D . . . . . . . . . . . . . . . . . . . . . . . . .-55oC to +125oC Package Type E . . . . . . . . . . . . . . . . . . . . . . . . . .-40oC to +85oC Storage Temperature Range (TSTG) . . . . . . . . . . .-65oC to +150oC Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265oC At distance 1/16 ± 1/32 In. (1.59 ± 0.79mm) from case for 10s max CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Static Electrical Specifications At TA = -40oC to +85oC, Except as Noted: CONDITIONS PARAMETER Quiescent Device Current Output Low Drive (Sink) Current Output High Drive (Source) Current Output Voltage Low-Level (Note 3) Output Voltage High-Level (Note 3) Input Low Voltage Input High Voltage Input Leakage Current Operating Current (Note 2) Input Capacitance NOTES: SYMBOL IDD IOL IOH VOL V OH V IL VIH IIN IDD1 CIN VO (V) 0.4 4.6 0.5, 4.5 0.5, 4.5 Any Input 0, 5 - VIN (V) 0, 5 0, 5 0, 5 0, 5 0, 5 0, 5 0, 5 - VDD (V) 5 5 5 5 5 5 5 5 5 - MIN 1.6 -1.15 4.9 3.5 - (NOTE 1) TYP 5 3.2 -2.3 0 5 50 5 MAX 50 0.1 1.5 ±1 100 7.5 UNITS µA mA mA V V V V µA µA pF 1. Typical values are for TA =+25oC and nominal voltage. 2. Operating current measured in a CDP1802 system at 3.2MHz with outputs floating. 3. IOL = IOH = 1µA. Dynamic Electrical Specifications 100pF At TA = -40oC to +85oC, VDD = 5V ±5%, V IH = 0.7 VDD, VIL = 0.3 VDD, tR, tF = 20ns, CL = PARAMETER Propagation Delay Time: MRD or CS to DO MRD or CS to DB DI to DB DB to DO NOTE: 1. Typical values are for TA = 25oC and nominal voltages. SYMBOL VDD (V) (NOTE 1) TYP MAX UNITS tED tEB tIB tBO 5 5 5 5 150 150 100 100 225 225 150 150 ns ns ns ns 64 CDP1857C Recommended Operating Conditions PARAMETER Supply-Voltage Range Recommended Input Voltage Range At TA = Full Package Temperature Range.For maximum reliability, operating conditions should be selected so that operation is always within the following ranges: MIN 4 VSS MAX 6.5 VDD UNITS V V Timing Diagrams CS CS MRD MRD DI tEB DB tEB 90% 10% DI tED DB tED 90% 10% FIGURE 1A. ENABLE TO DB TIME FIGURE 1B. ENABLE TO DO TIME CS CS MRD MRD DI tIB DB tIB VALID DATA DB DI tBO tBO VALID DATA FIGURE 1C. DI TO DB TIME FIGURE 1D. DB TO DO TIME FIGURE 1. TIMING DIAGRAMS FOR CDP1857C 65 CDP1857C Typical Applications CDP1857 DO0-DO3 BUS DB0-DB3 DI0-DI3 BUS MRD CS DIRECTION CONTROL ENABLE BUS-TO-BUS DATA TRANSFER FIGURE 2. CDP1857 BIDIRECTIONAL BUS BUFFER OPERATION MRD CDP1800 SERIES CPU MWR N0, N1 OR N2 DATA BUS CS CDP1857 DO0-DO3 (4) DB0-DB3 DI0-0I3 (8) MRD (4) I/O (8) (4) MRD (4) CDP1857 DI0-DI3 DB0-DB3 DO0-DO3 CS (4) DATA BUS (8) (4) FIGURE 3. CDP1857 BUS SEPARATOR OPERATION All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 66