ISL28130_11

Single, Dual, and Quad Micropower, Low Drift, RRIO Operational Amplifiers ISL28130, ISL28230, ISL28430 The ISL28130, ISL28230 and ISL28430 are single, dual and quad micropower, low offset drift operational amplifiers that are optimized for single and dual supply operation from 1.8V to 5.5V and ±0.9V to ±2.75V. Their low supply current of 20µA and rail-to-rail input/output enable the ISL28130, ISL28230, and ISL28430 to be an excellent general-purpose op amp for a range of applications. The ISL28130, ISL28230 and ISL28430 are ideal for handheld devices that operate off 2 AA or single Li-ion batteries. The ISL28130 is available in industry standard pinouts for 5 Ld SOT-23, 5 Ld SC70 and 8 Ld SOIC packages. The ISL28230 is available in industry standard pinouts for 8 Ld MSOP, 8 Ld SOIC and 8 Ld DFN packages. The ISL28430 is available in 14 Ld TSSOP and 14 Ld SOIC packages. Commercial devices operate over the temperature range of 0°C to 70°C. Full temperature range devices operate over the temperature range of -40°C to 125°C. Features • Low Input Offset Voltage . . . . . . . . . . . . . . . . . . . . . 40µV, Max. • Low Offset Drift . . . . . . . . . . . . . . . . . . . . . . . .150nV/°C, Max. • Input Bias Current . . . . . . . . . . . . . . . . . . . . . . . . 250 pA, Max. • Quiescent Current (Per Amplifier) . . . . . . . . . . . . . .20µA, Typ. • Single Supply Range . . . . . . . . . . . . . . . . . . . . .+1.8V to +5.5V • Dual Supply Range. . . . . . . . . . . . . . . . . . . . . .±0.9V to ±2.75V • Low Noise (0.01Hz to 10Hz) . . . . . . . . . . . . . . . . 1.1µVP-P, Typ. • Rail-to-Rail Inputs and Output Applications • Bi-Directional Current Sense • Temperature Measurement • Medical Equipment • Electronic Weigh Scales • Precision/Strain Gauge Sensor • Precision Regulation • Low Ohmic Current Sense • High Gain Analog Front Ends I-SENSE+ V+ +1.8V TO +5.5V VREF INPUT BIAS CURRENT (pA) 400 300 499k 4.99k + V+ 0.1 4.99k V499k 200 VS = ±2.5V 100 VS = ±0.9V VSENSE OUT 0 I-SENSE- GND -100 -50 -25 0 25 50 75 100 125 BI-DIRECTIONAL CURRENT SENSE AMPLIFIER TEMPERATURE (°C) FIGURE 1. TYPICAL APPLICATION DIAGRAM FIGURE 2. IB vs TEMPERATURE July 15, 2011 FN7623.3 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas Inc. 2010, 2011. All Rights Reserved Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries. All other trademarks mentioned are the property of their respective owners. ISL28130, ISL28230, ISL28430 Ordering Information PART NUMBER (Notes 3, 4) ISL28130CHZ-T7 (Note 2) ISL28130CHZ-T7A (Note 2) Coming Soon ISL28130FHZ-T7 (Note 2) Coming Soon ISL28130FHZ-T7A (Note 2) ISL28130CEZ-T7 (Note 2) ISL28130CEZ-T7A (Note 2) Coming Soon ISL28130FEZ-T7 (Note 2) Coming Soon ISL28130FEZ-T7A (Note 2) Coming Soon ISL28130CBZ (Note 1) Coming Soon ISL28130FBZ (Note 1) ISL28230CUZ (Note 1) Coming Soon ISL28230FUZ (Note 1) ISL28230CBZ (Note 1) Coming Soon ISL28230FBZ (Note 1) ISL28230CRZ (Note 1) Coming Soon ISL28230FRZ (Note 1) ISL28430CBZ (Note 1) Coming Soon ISL28430FBZ (Note 1) ISL28430CVZ (Note 1) Coming Soon ISL28430FVZ (Note 1) NOTES: 1. Add “-T*” suffix for tape and reel. Please refer to TB347 for details on reel specifications. 2. Only available in tape and reel. Please refer to TB347 for details on reel specifications. 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 4. For Moisture Sensitivity Level (MSL), please see device information page for ISL28130, ISL28230, ISL28430. For more information on MSL please see Tech Brief TB363. 5. The part marking is located on the bottom of the part. PART MARKING BDPA (Note 5) BDPA (Note 5) BEFA (Note 5) BEFA (Note 5) BLA (Note 5) BLA (Note 5) BNA (Note 5) BNA (Note 5) 28130 CBZ 28130 FBZ 8230Z 8230F 28230 CBZ 28230 FBZ 230Z 230F 28430 CBZ 28430 FBZ 28430 CVZ 28430 FVZ TEMP RANGE (°C) 0 to +70 0 to +70 -40 to +125 -40 to +125 0 to +70 0 to +70 -40 to +125 -40 to +125 0 to +70 -40 to +125 0 to +70 -40 to +125 0 to +70 -40 to +125 0 to +70 -40 to +125 0 to +70 -40 to +125 0 to +70 -40 to +125 TEMPERATURE GRADE Commercial Commercial Full Full Commercial Commercial Full 5 Ld SC-70 Full Commercial Full Commercial Full Commercial Full Commercial Full Commercial Full Commercial Full 8 Ld SOIC 8 Ld SOIC 8 Ld MSOP 8 Ld MSOP 8 Ld SOIC 8 Ld SOIC 8 Ld 3mmx3mm DFN 8 Ld 3mmx3mm DFN 14 Ld SOIC 14 Ld SOIC 14 Ld TSSOP 14 Ld TSSOP P5.049 M8.15E M8.15E M8.118A M8.118A M8.15E M8.15E L8.3x3J L8.3x3J MDP0027 MDP0027 MDP0044 MDP0044 PACKAGE (Pb-Free) 5 Ld SOT-23 5 Ld SOT-23 5 Ld SOT-23 5 Ld SOT-23 5 Ld SC-70 5 Ld SC-70 5 Ld SC-70 P5.049 PKG. DWG. # P5.064A P5.064A P5.064A P5.064A P5.049 P5.049 2 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Pin Configurations ISL28130 (5 LD SOT-23) TOP VIEW OUT VIN+ 1 2 3 +4 IN5 V+ NC 1 IN- 2 IN+ 3 V- 4 -+ ISL28130 (8 LD SOIC) TOP VIEW 8 NC 7 V+ 6 OUT 5 NC ISL28130 (5 LD SC-70) TOP VIEW IN+ VIN1 2 3 + 4 OUT 5 V+ ISL28230 (8 LD MSOP, SOIC) TOP VIEW OUT_A 1 IN-_A 2 IN+_A 3 V- 4 -+ +8 V+ 7 OUT_B 6 IN-_B 5 IN+_B ISL28230 (8 LD DFN) TOP VIEW OUT_A IN-_A IN+_A V1 2 3 4 PAD 8 V+ 7 OUT_B 6 IN-_B 5 IN+_B ISL28430 (14 LD TSSOP, SOIC) TOP VIEW OUT_A 1 IN-_A 2 IN+_A 3 V+ 4 IN+_B 5 IN-_B 6 OUT_B 7 -+ +-+ +14 OUT_D 13 IN-_D 12 IN+_D 11 V10 IN+_C 9 8 IN-_C OUT_C 3 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Pin Descriptions ISL28130 (5 Ld SOT-23) 3 ISL28130 (8 Ld SOIC) 3 ISL28130 (5 LD SC-70) 1 3 5 3 5 10 12 ISL28430 ISL28230 (14 Ld PIN (8 Ld MSOP, SOIC, DFN) TSSOP, SOIC) NAME FUNCTION EQUIVALENT CIRCUIT V+ + Non-inverting input IN+ IN+_A IN+_B IN+_C IN+_D IN- IN+ VCircuit 1 2 4 4 2 2 3 4 2 6 - 11 2 6 9 13 1 7 8 14 VININ-_A IN-_B IN-_C IN-_D Negative supply Inverting input (See “Circuit 1”) 1 6 4 1 7 - OUT Output OUT_A OUT_B OUT_C OUT_D V+ OUT VCircuit 2 5 - 7 1, 5, 8 - 5 - 8 PAD 4 - V+ NC Paddle Positive supply Not Connected – This pin is not electrically connected internally. Thermal Pad. Connect to most negative supply. DFN packages only. 4 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Absolute Maximum Ratings Max Supply Voltage V+ to V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6.5V Max Voltage VIN to GND . . . . . . . . . . . . . . . . . . . . (V- - 0.3V) to (V+ + 0.3V)V Max Input Differential Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.5V Max Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA Max Voltage VOUT to GND (10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±3.0V ESD Tolerance (ISL28130) Human Body Model (Tested at JESD22-A114F) . . . . . . . . . . . . . . . 3000V Machine Model (Tested at JESD22-A115B) . . . . . . . . . . . . . . . . . . . 200V Charged Device Model (Tested at JESD22-C110D) . . . . . . . . . . . . 1500V ESD Tolerance (ISL28230, ISL28430) Human Body Model (Tested at JESD22-A114F) . . . . . . . . . . . . . . . 4000V Machine Model (Tested at JESD22-A115B) . . . . . . . . . . . . . . . . . . . 400V Charged Device Model (Tested at JESD22-C110D) . . . . . . . . . . . . 2000V Latch-Up (Passed Per JESD78B). . . . . . . . . . . . . . . . . . . . . . . . . . . . +125°C Thermal Information Thermal Resistance (Typical) θJA (°C/W) θJC (°C/W) 5 Ld SOT-23 (Notes 6, 8) . . . . . . . . . . . . . . . 225 110 5 Ld SC70 (Notes 6, 8). . . . . . . . . . . . . . . . . 206 146 8 Ld SOIC (ISL28130) (Notes 6, 8) . . . . . . . 135 95 8 Ld MSOP (Notes 6, 8) . . . . . . . . . . . . . . . . 180 65 8 Ld SOIC (ISL28230) (Notes 6, 8). . . . . . . 125 90 8 Ld DFN (Notes 7, 9). . . . . . . . . . . . . . . . . . 53 12 14 Ld TSSOP (Notes 6, 8) . . . . . . . . . . . . . . 110 40 14 Ld SOIC (Notes 6, 8) . . . . . . . . . . . . . . . . 75 47 Maximum Storage Temperature Range . . . . . . . . . . . . . .-65°C to +150°C Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Operating Conditions Temperature Range Full Grade Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +125°C Commercial Grade Devices. . . . . . . . . . . . . . . . . . . . . . . . . 0°C to +70°C CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. NOTES: 6. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details. 7. θJA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech Brief TB379. 8. For θJC, the “case temp” location is taken at the package top center. 9. For θJC, the “case temp” location is the center of the exposed metal pad on the package underside. Electrical Specifications entire operating temperature range. PARAMETER V+ = 5V, V- = 0V, VCM = 2.5V, TA = +25°C, RL = 10kΩ, unless otherwise specified. Boldface limits apply over the MIN DESCRIPTION CONDITIONS MAX (Note 10) (Note 10) TYP UNIT DC SPECIFICATIONS VOS Input Offset Voltage Vs = 1.8V to 5.5V Vs = 1.8 to 5.5V; T = 0°C to +70°C Vs = 1.8V to 5.5V; T = -40°C to +125°C TCVOS IOS TCIOS IB Input Offset Voltage Temperature Coefficient Input Offset Current Input Offset Current Temperature Coefficient Input Bias Current T = 0°C to +70°C T = -40°C to +125°C Common Mode Input Voltage Range CMRR Common Mode Rejection Ratio Guaranteed by CMRR VCM = -0.1V to 5.1V -250 -700 -0.1 110 105 PSRR Power Supply Rejection Ratio Vs = 2.0V to 5.5V 105 105 VOH VOL Output Voltage Swing, High Output Voltage Swing, Low 4.950 4.981 18 50 138 125 -40 -46.8 -55 -150 20 -60 0.11 250 700 5.1 ±5 40 46.8 55 150 µV µV µV nV/°C pA pA/°C pA pA V dB dB dB dB V mV 5 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Electrical Specifications V+ = 5V, V- = 0V, VCM = 2.5V, TA = +25°C, RL = 10kΩ, unless otherwise specified. Boldface limits apply over the entire operating temperature range. (Continued) MIN PARAMETER AOL V+ IS Open Loop Gain Supply Voltage Supply Current, Per Amplifier DESCRIPTION RL = 1MΩ Guaranteed by VOS RL = OPEN 1 .8 20 CONDITIONS (Note 10) TYP 150 MAX (Note 10) UNIT dB 5.5 25 35 V µA µA mA mA ISC+ ISC- Output Source Short Circuit Current Output Sink Short Circuit Current RL = Short VRL = Short V+ 15 -15 AC SPECIFICATIONS GBWP eN VP-P eN iN Gain Bandwidth Product Peak-to-Peak Input Noise Voltage Input Noise Voltage Density Input Noise Current Density AV = 100, RF = 100kΩ, RG = 1kΩ, RL = 10kΩ to VCM f = 0.01Hz to 10Hz f = 1kHz f = 1kHz f = 10Hz Cin Differential Input Capacitance Common Mode Input Capacitance f = 1MHz 400 1.1 65 72 80 1.6 1.12 kHz µVP-P nV/√(Hz) fA/√(Hz) fA/√(Hz) pF pF TRANSIENT RESPONSE SR Positive Slew Rate Negative Slew Rate tr, tf, Small Signal Rise Time, tr 10% to 90% Fall Time, tf 10% to 90% tr, tf Large Signal Rise Time, tr 10% to 90% Fall Time, tf 10% to 90% ts trecover Settling Time to 0.1%, 2VP-P Step Output Overload Recovery Time, Recovery to 90% of Output Saturation AV = +1, VOUT = 0.1VP-P, RF = 0Ω, RL = 10kΩ, CL = 1.2pF AV = +1, VOUT = 2VP-P, RF = 0Ω, RL = 10kΩ, CL = 1.2pF AV = +1, RF = 0Ω, RL = 10kΩ, CL = 1.2pF AV = +2, RF = 10kΩ, RL = Open, CL = 3.7pF VOUT = 1V to 4V, RL = 10kΩ 0.2 0.1 1.1 1.1 20 30 35 10.5 V/µs V/µs µs µs µs µs µs µs NOTE: 10. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. 6 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Typical Performance Curves n V+ = 5V, V- = 0V, VCM = 2.5V, RL = Open, T = +25°C, unless otherwise specified. 400 400 INPUT BIAS CURRENT (pA) INPUT BIAS CURRENT (pA) 300 300 200 200 VS = ±2.5V 100 VS = ±0.9V VS = ±2.5V VS = ±0.9V 100 0 0 -100 -50 -25 0 25 50 75 100 125 -100 -50 -25 0 25 50 75 100 125 TEMPERATURE (°C) TEMPERATURE (°C) FIGURE 3. IB+ vs TEMPERATURE FIGURE 4. IB- vs TEMPERATURE 40 PER AMPLIFIER SUPPLY CURRENT (µA) 35 30 25 20 15 10 -50 SUPPLY CURRENT (µA) 40 PER AMPLIFIER 35 30 25 20 15 10 -50 -25 0 25 50 75 100 125 -25 0 25 50 75 100 125 TEMPERATURE (°C) TEMPERATURE (°C) FIGURE 5. SUPPLY CURRENT vs TEMPERATURE, Vs = ±0.9V FIGURE 6. SUPPLY CURRENT vs TEMPERATURE, Vs = ±2.5V 21 OPEN LOOP GAIN (dB)/PHASE (°) 200 150 100 50 0 -50 RL = 10M CL = 100pF GAIN SUPPLY CURRENT (µA) 20 PHASE 19 18 17 VIN = 0V RL = OPEN 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 16 1.5 SIMULATION -100 0.1m 1m 10m 100m 1 10 100 1k 10k 100k 1M 10M SUPPLY VOLTAGE (V) FREQUENCY (Hz) FIGURE 7. SUPPLY CURRENT vs SUPPLY VOLTAGE FIGURE 8. FREQUENCY RESPONSE vs OPEN LOOP GAIN, RL = 10MΩ 7 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Typical Performance Curves 1 0 NORMALIZED GAIN (dB) -1 -2 -3 -4 -5 -6 -7 -8 -9 100 VS = ±0.9V CL = 3.7pF AV = +1 VOUT = 10mVP-P 1k 10k 100k FREQUENCY (Hz) 1M 10M RL = 1 k RL = 10k RL = 49.9k RL = 100k RL = OPEN NORMALIZED GAIN (dB) V+ = 5V, V- = 0V, VCM = 2.5V, RL = Open, T = +25°C, unless otherwise specified. 1 0 -1 -2 -3 -4 -5 -6 -7 -8 -9 100 VS = ±2.5V CL = 3.7pF AV = +1 VOUT = 10mVP-P 1k 10k 100k FREQUENCY (Hz) 1M 10M RL = 49.9k RL = 1k RL = 10k RL = OPEN RL = 100k FIGURE 9. GAIN vs FREQUENCY vs RL, VS = ±0.9V FIGURE 10. GAIN vs FREQUENCY vs RL, VS = ±2.5V 10 9 RF = R G = 1k RF = RG = 10k NORMALIZED GAIN (dB) 8 7 6 GAIN (dB) 5 4 3 2 1 0 100 VS = ±2.5V RL = 100k CL = 3.7pF AV = +2 VOUT = 10mVP-P 1k 10k 100k FREQUENCY (Hz) RF = RG = 100k 1 0 -1 -2 -3 -4 -5 -6 VS = ±2.5V -7 R = OPEN L -8 CL = 3.7pF AV = 1 -9 100 1k VOUT = 500mV VOUT = 250mV VOUT = 100mV VOUT = 10mV 10k 100k FREQUENCY (Hz) 1M 10M VOUT = 1V 1M 10M FIGURE 11. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES Rf/Rg FIGURE 12. GAIN vs FREQUENCY vs VOUT 70 60 50 GAIN (dB) 40 30 20 10 0 -10 10 AV = 1 RG = OPEN, RF = 0 100 1k 10k 100k 1M 10M FREQUENCY (Hz) AV = 10 RG = 10k, RF = 100k AV = 100 RG = 1k, RF = 100k V+ = 5V CL = 3.7pF RL = 100k VOUT = 10mVP-P AV = 1000 RG = 100, RF = 100k NORMALIZED GAIN (dB) 1 0 -1 -2 -3 -4 -5 -6 -7 -8 RL = 100k CL = 3.7pF AV = +1 VOUT = 10mVP-P 1k 10k 100k FREQUENCY (Hz) 1M 10M VS = ±0.9V VS= ±1.5V VS = ±2.75V -9 100 FIGURE 13. FREQUENCY RESPONSE vs CLOSED LOOP GAIN FIGURE 14. GAIN vs FREQUENCY vs SUPPLY VOLTAGE 8 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Typical Performance Curves 8 6 NORMALIZED GAIN (dB) 4 2 0 -2 -4 -6 VS = ±2.5V RL = 100k -8 AV = +1 V = 10mVP-P -10 OUT 100 1k CL = 104pF CL = 51pF CL = 3.7pF CL = 824pF CL = 474pF CL = 224pF SIGNAL (V) V+ = 5V, V- = 0V, VCM = 2.5V, RL = Open, T = +25°C, unless otherwise specified. 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 RL = 100k CL = 3.7pF AV = 1 VOUT = 4VP-P 0 50 100 150 200 250 TIME (µs) 300 350 400 10k 100k 1M 10M 0 FREQUENCY (Hz) FIGURE 15. GAIN vs FREQUENCY vs CL FIGURE 16. LARGE SIGNAL STEP RESPONSE (4V) 1.2 1.0 0.8 SIGNAL (V) SIGNAL (V) 0.6 0.4 0.2 0 RL = 100k CL = 3.7pF AV = 1 VOUT = 1VP-P 0 10 20 30 40 50 60 TIME (µs) 70 80 90 100 0.14 0.12 0.10 0.08 0.06 0.04 0.02 0 0 5 10 RL = 100k CL = 3.7pF AV = 1 VOUT = 100mVP-P 15 20 25 TIME (µs) 30 35 40 FIGURE 17. LARGE SIGNAL STEP RESPONSE (1V) FIGURE 18. SMALL SIGNAL STEP RESPONSE (100mV) 5.000 VS = 5V RL = 10kΩ 40 4.995 35 VS = 5V RL = 10kΩ 4.985 VOL (mV) -25 0 25 50 75 100 125 VOH (V) 4.990 30 25 4.980 20 4.975 -50 15 -50 -25 0 25 50 75 100 125 TEMPERATURE (°C) TEMPERATURE (°C) FIGURE 19. VOH vs TEMPERATURE FIGURE 20. VOL vs TEMPERATURE 9 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Typical Performance Curves -20 -40 CROSSTALK (dB) -60 -80 -100 -120 -140 1k Vs = ±0.9V RL = OPEN CL = 3.7pF AV = 1 VOUT = 1VP-P V+ = 5V, V- = 0V, VCM = 2.5V, RL = Open, T = +25°C, unless otherwise specified. -20 -40 CROSSTALK (dB) -60 -80 -100 -120 -140 1k Vs = ±2.5V RL = OPEN CL = 3.7pF AV = 1 VOUT = 1VP-P 10k 100k 1M 10k 100k 1M FREQUENCY (Hz) FREQUENCY (Hz) FIGURE 21. CROSSTALK vs FREQUENCY, V S = ±0.9V FIGURE 22. CROSSTALK vs FREQUENCY, VS = ±2.5V 10 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Applications Information Functional Description The ISL28130, ISL28230 and ISL28430 are low offset, low drift operational amplifiers with a very high open loop gain (150dB) and rail-to-rail input/output. The ISL28130, ISL28230 and ISL28430 operate on a single supply range of 1.8V to 5.5V or a dual supply range of ±0.9V to ±2.75V while consuming only 20µA of supply current per channel. The ISL28130, ISL28230 and ISL28430 have a 400kHz gain-bandwidth. The high open loop gain, low offset voltage, high bandwidth and low 1/f noise make the ISL28130, ISL28230 and ISL28430 ideal for precision applications. Layout Guidelines for High Impedance Inputs To achieve maximum performance from the high input impedance and low offset voltage of the ISL28130, ISL28230 and ISL28430 amplifiers, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board reduces surface moisture and provides a humidity barrier, reducing parasitic resistance on the board. High Gain, Precision DC-Coupled Amplifier The circuit in Figure 24 implements a single-stage DC-coupled amplifier with an input DC sensitivity of under 100nV that is only possible using a low VOS amplifier with high open loop gain. High gain DC amplifiers operating from low voltage supplies are not practical using typical low offset precision op amps. For example, consider a typical precision amplifier in a gain of 10kV/V. A low offset op amp with ±100µV VOS and 0.5µV/°C offset drift yields a DC error of >1V, with an additional 5mV/°C of temperature-dependent error. This amount of error makes it difficult to resolve DC input voltage changes in the mV range. The ±40µV max VOS and 150nV/°C temperature drift of the ISL28130, ISL28230, and ISL28430 produce a temperature-stable maximum DC output error of only ±400mV, with a maximum output temperature drift of 1.5mV/°C. The additional benefit of a very low 1/f noise corner frequency and some feedback filtering allows DC voltages and voltage fluctuations well below 10µV to be easily detected with a simple, single-stage amplifier. CF 0.018µF 1MΩ +2.5V VOUT RL -2.5V ACL = 10kV/V Rail-to-rail Input and Output (RRIO) The RRIO CMOS amplifier uses parallel input PMOS and NMOS that enable the inputs to swing 100mV beyond either supply rail. The inverting and non-inverting inputs do not have back-to-back input clamp diodes and are capable of maintaining high input impedance at high differential input voltages. This is effective in eliminating output distortion caused by high slew rate input signals. The output stage uses common source connected PMOS and NMOS devices to achieve rail-to-rail output drive capability with 15mA current limit and the capability to swing to within 50mV of either rail while driving a 10kΩ load. IN+ and IN- Protection All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. For applications in which either input is expected to exceed the rails by 0.5V, an external series resistor must be used to ensure the input currents never exceed 20mA (see Figure 23). VIN RIN + RL VIN VOUT 100Ω 1MΩ + 100Ω FIGURE 23. INPUT CURRENT LIMITING FIGURE 24. HIGH GAIN, PRECISION DC-COUPLED AMPLIFIER For additional products, see www.intersil.com/product_tree Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 11 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision. DATE 6/13/11 REVISION FN7623.3 CHANGE • Changed minimum operating supply voltage from +1.65V to +1.8V throughout datasheet. Modified Electrical Specifications table, beginning on page 5, for all specs related at +1.65V to +1.8V, and all other text references accordingly. • On page 1, paragraph 2, last sentence: changed from “All devices operate over the temperature range of 40°C to +125°C.” to "Commercial temp range devices operate over the temperature range of 0°C to 70°C. Full temp range devices operate over the temperature range of -40°C to 125°C." • On page 2, Ordering Information: added "Coming Soon" to all devices with -40°C to 125°C temp range and to ISL28130CBZ at 0°C to +70°C temp range. -Ordering Information Table: Removed all 'Coming Soon' under part numbers (except for ISL28130FBZ and ISL28230FRZ), added part markings for all 125°C grade parts. Added new data column called 'TEMPERATURE GRADE' to distinguish between 'Commercial' and 'Full' temp grades. - Electrical Specifications Table: added new text to common conditions: "Boldface limits apply over the entire operating temperature range". This note allows bold face limits to apply both to commercial and full grade temp devices. - Added over temp 0°C to 70°C spec for Vos in addition to -40°C to 125°C Vos spec. Original Vos spec of 46.8µV for -40°C to 125°C is a typo based on a TCVos of 150nV/C. -40°C to 125°C limit corrected as 55µV over temp. Corrected Thermals for DFN package in “Tja from 125 to 53, “Tjc from 90 to 12” Removed Part Markings from Full temp grade parts and changed to TBD until availability is validated. -Updated front page text to add DFN packaging and extended temp range -40°C to +125°C -Removed previous Ib vs Temp plot and added new -40°C to +125°C Ib vs Temp plot on front page. -Updated ordering information table by adding a full temp range option to all parts and temp range column. Also added in DFN part to ordering table. All full temp parts are stamped Coming Soon. -Added DFN package to Pin Configurations table. -Added -40°C to +125°C temp range under Operating Conditions page 5. -Added the testing standards performance information to the ESD ratings in Abs Max Table -Added new Input Bias Current Ib spec of 700pA MIN/MAX in Electrical Spec table for -40°C to +125°C temp range -Revised Note 10 for Electrical Spec table as: "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design." -Updated all curves in the datasheet with 0°C to +70°C temp range to -40°C to +125°C temp range. -Added DFN package L8.3x3J outline drawing to the end of datasheet. On page 6 changed “Supply Current, Per Amplifier” from a typical of 18µA to 20µA to comply with front page. FN7623.0 Initial Release 3/1/11 FN7623.2 12/7/10 12/3/10 12/2/10 FN7623.1 10/19/10 8/17/10 Products Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families. For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL28130, ISL28230 , ISL28430. To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff FITs are available from our website at http://rel.intersil.com/reports/search.php 12 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Small Outline Transistor Plastic Packages (SC70-5) D e1 VIEW C P5.049 5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE INCHES MILLIMETERS MIN 0.80 0.00 0.80 0.15 0.15 0.08 0.08 1.85 1.80 1.15 MAX 1.10 0.10 1.00 0.30 0.25 0.22 0.20 2.15 2.40 1.35 6 6 3 3 4 NOTES SYMBOL A MIN 0.031 0.000 0.031 0.006 0.006 0.003 0.003 0.073 0.071 0.045 MAX 0.043 0.004 0.039 0.012 0.010 0.009 0.009 0.085 0.094 0.053 5 E 1 2 3 4 C L C L E1 A1 A2 b e C L 0.20 (0.008) M C L C b1 b c c1 C D E E1 A A2 A1 SEATING PLANE -C- e e1 L L1 0.0256 Ref 0.0512 Ref 0.010 0.018 0.65 Ref 1.30 Ref 0.26 0.46 0.017 Ref. 0.006 BSC 0o 5 0.004 0.004 0.010 8o 0.420 Ref. 0.15 BSC 0o 5 0.10 0.15 0.25 8o 0.10 (0.004) C L2 α WITH PLATING c BASE METAL b b1 c1 5 N R R1 NOTES: Rev. 3 7/07 1. Dimensioning and tolerances per ASME Y14.5M-1994. 2. Package conforms to EIAJ SC70 and JEDEC MO-203AA. 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs. R1 R GAUGE PLANE SEATING PLANE L C 4X θ1 VIEW C 0.4mm L1 4X θ1 4. Footlength L measured at reference to gauge plane. 5. “N” is the number of terminal positions. 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip. 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only. α L2 0.75mm 2.1mm 0.65mm TYPICAL RECOMMENDED LAND PATTERN 13 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Package Outline Drawing P5.064A 5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10 1.90 D A 5 4 0-3° 0.08-0.20 PIN 1 INDEX AREA 2.80 3 1.60 3 0.15 C D 2x 2 0.95 SEE DETAIL X B 0.40 ±0.05 3 END VIEW 0.20 C 2x 5 (0.60) 0.20 M C A-B D TOP VIEW 10° TYP (2 PLCS) 2.90 5 0.15 C A-B 2x C 1.14 ±0.15 0.10 C SEATING PLANE 1.45 MAX H (0.25) GAUGE PLANE SIDE VIEW 0.05-0.15 DETAIL "X" (0.60) 0.45±0.1 4 (1.20) NOTES: (2.40) 1. 2. 3. 4. 5. 6. (0.95) (1.90) TYPICAL RECOMMENDED LAND PATTERN Dimensions are in millimeters. Dimensions in ( ) for Reference Only. Dimensioning and tolerancing conform to ASME Y14.5M-1994. Dimension is exclusive of mold flash, protrusions or gate burrs. Foot length is measured at reference to guage plane. This dimension is measured at Datum “H”. Package conforms to JEDEC MO-178AA. 14 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Package Outline Drawing M8.118A 8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP) Rev 0, 9/09 3.0±0.1 8 A 0.25 CAB 3.0±0.1 4.9±0.15 DETAIL "X" 1.10 Max PIN# 1 ID 1 2 0.65 BSC TOP VIEW 0.95 BSC B SIDE VIEW 2 0.18 ± 0.05 H 0.86±0.09 C SEATING PLANE GAUGE PLANE 0.25 0.33 +0.07/ -0.08 0.08 C A B SIDE VIEW 1 0.10 ± 0.05 0.10 C 3°±3° 0.55 ± 0.15 DETAIL "X" 5.80 4.40 3.00 NOTES: 1. 2. 3. Dimensions are in millimeters. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSE Y14.5m-1994. Plastic or metal protrusions of 0.15mm max per side are not included. Plastic interlead protrusions of 0.25mm max per side are not included. Dimensions “D” and “E1” are measured at Datum Plane “H”. This replaces existing drawing # MDP0043 MSOP 8L. 0.65 0.40 1.40 TYPICAL RECOMMENDED LAND PATTERN 5. 6. 4. 15 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Thin Shrink Small Outline Package Family (TSSOP) 0.25 M C A B D N (N/2)+1 A MDP0044 THIN SHRINK SMALL OUTLINE PACKAGE FAMILY MILLIMETERS SYMBOL 14 LD 16 LD 20 LD 24 LD 28 LD TOLERANCE A A1 0.20 C B A PIN #1 I.D. E E1 1.20 0.10 0.90 0.25 0.15 5.00 6.40 4.40 0.65 0.60 1.00 1.20 0.10 0.90 0.25 0.15 5.00 6.40 4.40 0.65 0.60 1.00 1.20 0.10 0.90 0.25 0.15 6.50 6.40 4.40 0.65 0.60 1.00 1.20 0.10 0.90 0.25 0.15 7.80 6.40 4.40 0.65 0.60 1.00 1.20 0.10 0.90 0.25 0.15 9.70 6.40 4.40 0.65 0.60 1.00 Max ±0.05 ±0.05 +0.05/-0.06 +0.05/-0.06 ±0.10 Basic ±0.10 Basic ±0.15 Reference Rev. F 2/07 A2 b c D E E1 1 B TOP VIEW (N/2) 2X N/2 LEAD TIPS C SEATING PLANE e 0.05 H e L L1 b 0.10 C N LEADS SIDE VIEW 0.10 M C A B NOTES: 1. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side. 2. Dimension “E1” does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per side. 3. Dimensions “D” and “E1” are measured at dAtum Plane H. 4. Dimensioning and tolerancing per ASME Y14.5M-1994. SEE DETAIL “X” c END VIEW L1 A2 GAUGE PLANE 0.25 A1 DETAIL X L 0° - 8° A 16 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Small Outline Package Family (SO) A D N (N/2)+1 A E E1 PIN #1 I.D. MARK c SEE DETAIL “X” h X 45° 1 B (N/2) L1 0.010 M C A B e C H A2 GAUGE PLANE A1 0.004 C 0.010 M C A B b DETAIL X L 4° ±4° SEATING PLANE 0.010 MDP0027 SMALL OUTLINE PACKAGE FAMILY (SO) INCHES SYMBOL A A1 A2 b c D E E1 e L L1 h N NOTES: 1. Plastic or metal protrusions of 0.006” maximum per side are not included. 2. Plastic interlead protrusions of 0.010” maximum per side are not included. 3. Dimensions “D” and “E1” are measured at Datum Plane “H”. 4. Dimensioning and tolerancing per ASME Y14.5M-1994 SO-8 0.068 0.006 0.057 0.017 0.009 0.193 0.236 0.154 0.050 0.025 0.041 0.013 8 SO-14 0.068 0.006 0.057 0.017 0.009 0.341 0.236 0.154 0.050 0.025 0.041 0.013 14 SO16 (0.150”) 0.068 0.006 0.057 0.017 0.009 0.390 0.236 0.154 0.050 0.025 0.041 0.013 16 SO16 (0.300”) (SOL-16) 0.104 0.007 0.092 0.017 0.011 0.406 0.406 0.295 0.050 0.030 0.056 0.020 16 SO20 (SOL-20) 0.104 0.007 0.092 0.017 0.011 0.504 0.406 0.295 0.050 0.030 0.056 0.020 20 SO24 (SOL-24) 0.104 0.007 0.092 0.017 0.011 0.606 0.406 0.295 0.050 0.030 0.056 0.020 24 SO28 (SOL-28) 0.104 0.007 0.092 0.017 0.011 0.704 0.406 0.295 0.050 0.030 0.056 0.020 28 TOLERANCE MAX ±0.003 ±0.002 ±0.003 ±0.001 ±0.004 ±0.008 ±0.004 Basic ±0.009 Basic Reference Reference NOTES 1, 3 2, 3 Rev. M 2/07 17 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Package Outline Drawing M8.15E 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09 4 4.90 ± 0.10 A DETAIL "A" 0.22 ± 0.03 B 6.0 ± 0.20 3.90 ± 0.10 4 PIN NO.1 ID MARK 5 (0.35) x 45° 1.27 0.43 ± 0.076 0.25 M C A B 4° ± 4° SIDE VIEW “B” TOP VIEW 1.75 MAX 1.45 ± 0.1 0.25 0.175 ± 0.075 GAUGE PLANE C SEATING PLANE 0.10 C SIDE VIEW “A 0.63 ±0.23 DETAIL "A" (1.27) (0.60) NOTES: (1.50) 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. Dimensioning and tolerancing conform to AMSE Y14.5m-1994. Unless otherwise specified, tolerance : Decimal ± 0.05 Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side. 5. 6. The pin #1 identifier may be either a mold or mark feature. Reference to JEDEC MS-012. 2. (5.40) 3. 4. TYPICAL RECOMMENDED LAND PATTERN 18 FN7623.3 July 15, 2011 ISL28130, ISL28230, ISL28430 Package Outline Drawing L8.3x3J 8 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 0 9/09 2X 1.950 3.00 (4X) 0.15 A B 6X 0.65 5 8 3.00 1.64 +0.10/ - 0.15 6 PIN 1 INDEX AREA 8X 0.400 ± 0.10 PIN #1 INDEX AREA 6 4 TOP VIEW 1 8X 0.30 0.10 M C A B 2.38 +0.10/ - 0.15 4 BOTTOM VIEW SEE DETAIL "X" ( 2.38 ) ( 1.95) 0.10 C Max 1.00 C 0.08 C ( 8X 0.60) (1.64) ( 2.80 ) SIDE VIEW PIN 1 (6x 0.65) ( 8 X 0.30) C 0 . 2 REF 5 0 . 00 MIN. 0 . 05 MAX. TYPICAL RECOMMENDED LAND PATTERN DETAIL "X" NOTES: 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994. 3. 4. Unless otherwise specified, tolerance : Decimal ± 0.05 Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 5. Tiebar shown (if present) is a non-functional feature. 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. 19 FN7623.3 July 15, 2011