0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
ISL36411

ISL36411

  • 厂商:

    INTERSIL(Intersil)

  • 封装:

  • 描述:

    ISL36411 - Quad Lane Extender - Intersil Corporation

  • 数据手册
  • 价格&库存
ISL36411 数据手册
Quad Lane Extender ISL36411 The ISL36411 is a settable quad receive-side equalizer with extended functionality for advanced protocols operating with line rates up to 11.1Gbps such as InfiniBand (QDR) and 40G Ethernet (40GBase-CR4/ SR4). The ISL36411 compensates for the frequency dependent attenuation of copper twin-axial cables, extending the signal reach up to at least 10m on 28AWG cable. The small form factor, highly-integrated quad design is ideal for high-density data transmission applications including active copper cable assemblies. The four equalizing filters within the ISL36411 can each be set to provide optimal signal fidelity for a given media and length. The compensation level for the filters is set by two external control pins. Operating on a single 1.2V power supply, the ISL36411 enables per channel throughputs of 10Gbps to 11.1Gbps while supporting lower data rates including 8.5, 6.25, 5, 4.25, 3.125, and 2.5Gbps. The ISL36411 uses current mode logic (CML) inputs/outputs and is packaged in a 4mmx7mm 46-lead QFN. Individual lane LOS support is included for module applications. ISL36411 Features • Supports four channels with data rates up to 11.1Gbps • Low power (~110mW per channel) • Low latency (6GHz bandwidth) 100pF* NC ISL36411 LANE EXTENDER Bypass circuit for each VDD pin (*100pF capacitor should be positioned closest to the pin) NOTES: 15. See “Control Pin Boost Setting” on page 7 for information on how to connect the CP pins. 16. See “Detection Thereshold (DT) Pin Functionality” on page 8 for details on DT pin operation. FIGURE 6. TYPICAL APPLICATION REFERENCE SCHEMATIC FOR ISL36411 10nF 9 FN6965.1 March 25, 2010 ISL36411 About Q:ACTIVE® Technology Intersil has long realized that to enable the complex server clusters of next generation datacenters, it is critical to manage the signal integrity issues of electrical interconnects. To address this, Intersil has developed its groundbreaking Q:ACTIVE® product line. By integrating its analog ICs inside cabling interconnects, Intersil is able to achieve unsurpassed improvements in reach, power consumption, latency, and cable gauge size as well as increased airflow in tomorrow’s datacenters. This new technology transforms passive cabling into intelligent “roadways” that yield lower operating expenses and capital expenditures for the expanding datacenter. Intersil Lane Extenders allow greater reach over existing cabling while reducing the need for thicker cables. This significantly reduces cable weight and clutter, increases airflow, and improves power consumption. 10 FN6965.1 March 25, 2010 ISL36411 Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. DATE 3/16/10 REVISION FN6965.1 page 4 CHANGE • Control pin characteristics: VOL : delete typical “0” • Input current: max 200, typ 100 page 5 • Output res jitter: 0.35 • In Entries from Lane-to-Lane Skew all the way down, all the numbers should move to typ column Added High-Speed pins to ESD Ratings as follows to Abs Max Ratings: ESD Ratings Human Body Model High-Speed Pins 1.5kV All Other Pins 2kV Removed board footprint from page 10 due to information covered in outline drawing. 2/8/10 FN6965.0 Initial Release Products Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families. *For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL36411 To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff FITs are available from our website at http://rel.intersil.com/reports/search.php For additional products, see www.intersil.com/product_tree Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 11 FN6965.1 March 25, 2010 ISL36411 Package Outline Drawing L46.4x7 46 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE (TQFN) Rev 0, 9/09 2.80 4.00 A B 6 PIN 1 INDEX AREA 38 39 42X 0.40 46 6 PIN 1 INDEX AREA 1 7.00 5.60 5.50 ±0.1 Exp. DAP 24 (4X) 0.05 TOP VIEW SIDE VIEW 46X 0.20 4 0.10 M C A B 46X 0.40 23 2.50 ±0.1 Exp. DAP BOTTOM VIEW SEE DETAIL "X" 16 15 0.70 ±0.05 0.10 C SEATING PLANE 0.05 C SIDE VIEW C C 0.152 REF 5 0 . 00 MIN. 0 . 05 MAX. DETAIL "X" ( 3.80 ) ( 2.50) NOTES: 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. Dimensioning and tolerancing conform to AMSE Y14.5m-1994. Unless otherwise specified, tolerance : Decimal ± 0.05 Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 5. (46X 0.20) 6. Tiebar shown (if present) is a non-functional feature. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. ( 46 X 0.60) TYPICAL RECOMMENDED LAND PATTERN 2. ( 6.80 ) ( 5.50 ) ( 42X 0.40) 3. 4. 12 FN6965.1 March 25, 2010
ISL36411 价格&库存

很抱歉,暂时无法提供与“ISL36411”相匹配的价格&库存,您可以联系我们找货

免费人工找货