KSZ8873MLLJ

KSZ8873MLLJ Integrated 3-Port 10/100 Managed Switch with PHYs Rev. 1.8 General Description The KSZ8873MLLJ is the industrial version of the KSZ8873MLL that operates over the extended temperature range of -40oC to +125oC. The KSZ8873MLLJ is a highly integrated 3-port switch on a chip IC. Low power consumption, advanced power management, QoS features (e.g., IPv6 priority classification support) enable a new generation of low port count, cost-sensitive and power efficient 10/100Mbps switch systems. KSZ8873MLLJ provides two 10BASE-T/100BASE-TX __________________________________________________________________________________________________________ transceiver ports and one MII interface. The device is available in RoHS-compliant 64-pin LQFP package. The KSZ8873MLLJ operates in extremely high temperature (+125oC) environments without degrading performance, and requires no heat sink to save system Bill of Materials (BOM) cost and reduce board stack-up. The datasheets and supporting documents can be found at Micrel’s web site at: www.micrel.com. Functional Diagram LinkMD is a registered trademark of Micrel, Inc Product names used in this datasheet are for identification purposes only and may be trademarks of their respective companies. Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com September 2011 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Features • Advanced Switch Features – IEEE 802.1q VLAN support for up to 16 groups (full-range of VLAN IDs) – VLAN ID tag/untag options, per port basis – IEEE 802.1p/q tag insertion or removal on a per port basis (egress) – Programmable rate limiting at the ingress and egress on a per port basis – Broadcast storm protection with % control (global and per port basis) – IEEE 802.1d rapid spanning tree protocol support – Tail tag mode (1 byte added before FCS) support at port3 to inform the processor which ingress port receives the packet and its priority – Bypass feature which Automatically sustains the switch function between Port1 and Port2 when CPU (Port 3 interface) goes to the sleep mode – Self-address filtering – Individual MAC address of port1 and port2 for MAC address filtering – MAC MII interface supports both MAC mode and PHY mode – IGMP snooping (Ipv4) support for multicast packet Filtering – IPv4/IPv6 QoS support – MAC filtering function to forward unknown unicast packets to specified port – Half-duplex back pressure flow control – HP Auto MDI-X for reliable detection of and correction for straight-through and crossover cables with disable and enable option – Micrel LinkMD® TDR-based cable diagnostics permit identification of faulty copper cabling on Port 2 – Comprehensive LED Indicator support for link, activity, full/half duplex and 10/100 speed – HBM ESD Rating +/-3kV • Switch Monitoring Features – Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port or MII – MIB counters for fully compliant statistics gathering 34 MIB counters per port – Loop-back modes for remote diagnostic of failure • Low Power Dissipation: – Full-chip hardware power-down (register configuration not saved) – Full-chip software power-down (register configuration not saved) – Energy-detect mode support – Dynamic clock tree shutdown feature – Per port based software power-save on PHY (idle link detection, register configuration preserved) – Voltages: Single 3.3V supply with internal 1.8V LDO for 3.3V VDDIO – Optional 3.3V, 2.5V and 1.8V for VDDIO – Transceiver power 3.3V for VDDA_3.3 • Industrial Temperature Range: –40oC to +125oC • Available in 64-Pin LQFP, Lead-free package • Comprehensive Configuration Register Access – Serial management interface (SMI) to all internal registers – MII management (MIIM) interface to PHY registers – High speed SPI and I2C Interface to all internal registers – I/0 pins strapping and EEPROM to program selective registers in unmanaged switch mode – Control registers configurable on the fly (port-priority, 802.1p/d/q, AN…) Applications • Typical – – – – – – – – – – VoIP Phone Set-top/Game Box Automotive Industrial Control IPTV POF SOHO Residential Gateway Broadband Gateway / Firewall / VPN Integrated DSL/Cable Modem Wireless LAN access point + gateway Standalone 10/100 switch • QoS/CoS Packet Prioritization Support – Per port, 802.1p and DiffServ-based – Re-mapping of 802.1p priority field per port basis Four priority levels • Proven Integrated 3-Port 10/100 Ethernet Switch – 3rd generation switch with three MACs and two PHYs fully compliant with IEEE 802.3u standard – Non-blocking switch fabric assures fast packet delivery by utilizing an 1K MAC address lookup table and a store-andforward architecture – Full duplex IEEE 802.3x flow control (PAUSE) with force mode option September 2011 2 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Ordering Information Part Number KSZ8873MLLJ Note: 1. Contact factory for lead time. (1) Temperature Range –40ºC to +125ºC Package 64-Pin LQFP Lead Finish Description Pb-Free Extended High Temperature Device Revision History Revision 1.0 Date 08/15/2011 Summary of Changes Initial release September 2011 3 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Contents Pin Description and I/O Assignment................................................................................................................................. 11 Pin Configuration ................................................................................................................................................................ 16 Functional Description ....................................................................................................................................................... 17 Functional Overview: Physical Layer Transceiver .......................................................................................................... 17 100BASE-TX Transmit ..................................................................................................................................................... 17 100BASE-TX Receive ...................................................................................................................................................... 17 PLL Clock Synthesizer...................................................................................................................................................... 17 Scrambler/De-scrambler (100BASE-TX Only) ................................................................................................................. 17 10BASE-T Transmit.......................................................................................................................................................... 17 10BASE-T Receive........................................................................................................................................................... 18 MDI/MDI-X Auto Crossover .............................................................................................................................................. 18 Straight Cable ............................................................................................................................................................ 19 Crossover Cable ........................................................................................................................................................ 20 Auto-Negotiation ............................................................................................................................................................... 21 LinkMD® Cable Diagnostics.............................................................................................................................................. 22 Access ....................................................................................................................................................................... 22 Usage......................................................................................................................................................................... 22 Functional Overview: Power Management....................................................................................................................... 22 Normal Operation Mode ................................................................................................................................................... 23 Energy Detect Mode ......................................................................................................................................................... 23 Soft Power Down Mode .................................................................................................................................................... 23 Power Saving Mode.......................................................................................................................................................... 23 Port based Power Down Mode ......................................................................................................................................... 23 Hardware Power Down..................................................................................................................................................... 24 Functional Overview: MAC and Switch ............................................................................................................................ 24 Address Lookup................................................................................................................................................................ 24 Learning ............................................................................................................................................................................ 24 Migration ........................................................................................................................................................................... 24 Aging................................................................................................................................................................................. 24 Forwarding ........................................................................................................................................................................ 24 Switching Engine .............................................................................................................................................................. 27 MAC Operation ................................................................................................................................................................. 27 Inter Packet Gap (IPG) .............................................................................................................................................. 27 Back-Off Algorithm..................................................................................................................................................... 27 Late Collision ............................................................................................................................................................. 27 Illegal Frames ............................................................................................................................................................ 27 Full Duplex Flow Control............................................................................................................................................ 27 Half-Duplex Backpressure ......................................................................................................................................... 27 Broadcast Storm Protection....................................................................................................................................... 28 Port Individual MAC address and Source Port Filtering ............................................................................................ 28 MII Interface Operation ..................................................................................................................................................... 28 MII Management (MIIM) Interface .................................................................................................................................... 29 Serial Management Interface (SMI).................................................................................................................................. 29 Advanced Switch Functions .............................................................................................................................................. 31 Bypass Mode .................................................................................................................................................................... 31 IEEE 802.1Q VLAN Support............................................................................................................................................. 31 QoS Priority Support......................................................................................................................................................... 32 Port-Based Priority..................................................................................................................................................... 32 802.1p-Based Priority ................................................................................................................................................ 32 DiffServ-Based Priority .............................................................................................................................................. 33 Spanning Tree Support..................................................................................................................................................... 33 Rapid Spanning Tree Support .......................................................................................................................................... 34 Tail Tagging Mode ............................................................................................................................................................ 34 IGMP Support ................................................................................................................................................................... 35 September 2011 4 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ IGMP Snooping ......................................................................................................................................................... 35 IGMP Send Back to the Subscribed Port .................................................................................................................. 35 Port Mirroring Support ...................................................................................................................................................... 35 Rate Limiting Support ....................................................................................................................................................... 36 Unicast MAC Address Filtering......................................................................................................................................... 36 Configuration Interface ..................................................................................................................................................... 36 I2C Master Serial Bus Configuration .......................................................................................................................... 36 I2C Slave Serial Bus Configuration ........................................................................................................................... 37 SPI Slave Serial Bus Configuration ........................................................................................................................... 38 Loopback Support............................................................................................................................................................. 41 Far-end Loopback...................................................................................................................................................... 41 Near-end (Remote) Loopback ................................................................................................................................... 42 MII Management (MIIM) Registers ..................................................................................................................................... 43 PHY1 Register 0 (PHYAD = 0x1, REGAD = 0x0): MII Basic Control........................................................................ 44 PHY2 Register 0 (PHYAD = 0x2, REGAD = 0x0): MII Basic Control........................................................................ 44 PHY1 Register 1 (PHYAD = 0x1, REGAD = 0x1): MII Basic Status ......................................................................... 45 PHY2 Register 1 (PHYAD = 0x2, REGAD = 0x1): MII Basic Status ......................................................................... 45 PHY1 Register 2 (PHYAD = 0x1, REGAD = 0x2): PHYID High................................................................................ 45 PHY2 Register 2 (PHYAD = 0x2, REGAD = 0x2): PHYID High................................................................................ 45 PHY1 Register 3 (PHYAD = 0x1, REGAD = 0x3): PHYID Low................................................................................. 45 PHY2 Register 3 (PHYAD = 0x2, REGAD = 0x3): PHYID Low................................................................................. 45 PHY1 Register 4 (PHYAD = 0x1, REGAD = 0x4): Auto-Negotiation Advertisement Ability ..................................... 46 PHY2 Register 4 (PHYAD = 0x2, REGAD = 0x4): Auto-Negotiation Advertisement Ability ..................................... 46 PHY1 Register 5 (PHYAD = 0x1, REGAD = 0x5): Auto-Negotiation Link Partner Ability ......................................... 46 PHY2 Register 5 (PHYAD = 0x2, REGAD = 0x5): Auto-Negotiation Link Partner Ability ......................................... 46 PHY1 Register 29 (PHYAD = 0x1, REGAD = 0x1D): Not supported ........................................................................ 47 PHY2 Register 29 (PHYAD = 0x2, REGAD = 0x1D): LinkMD Control/Status .......................................................... 47 PHY1 Register 31 (PHYAD = 0x1, REGAD = 0x1F): PHY Special Control/Status................................................... 47 PHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status................................................... 47 Memory Map (8-bit Registers)............................................................................................................................................ 48 Global Registers ............................................................................................................................................................... 48 Port Registers ................................................................................................................................................................... 48 Advanced Control Registers ............................................................................................................................................. 48 Register Description ........................................................................................................................................................... 49 Global Registers (Registers 0 – 15) ................................................................................................................................. 49 Register 0 (0x00): Chip ID0 ....................................................................................................................................... 49 Register 1 (0x01): Chip ID1 / Start Switch................................................................................................................. 49 Register 3 (0x03): Global Control 1 ........................................................................................................................... 50 Register 4 (0x04): Global Control 2 ........................................................................................................................... 50 Register 5 (0x05): Global Control 3 ........................................................................................................................... 51 Register 6 (0x06): Global Control 4 ........................................................................................................................... 52 Register 7 (0x07): Global Control 5 ........................................................................................................................... 52 Register 8 (0x08): Global Control 6 ........................................................................................................................... 53 Register 9 (0x09): Global Control 7 ........................................................................................................................... 53 Register 10 (0x0A): Global Control 8......................................................................................................................... 53 Register 11 (0x0B): Global Control 9......................................................................................................................... 53 Register 12 (0x0C): Global Control 10 ...................................................................................................................... 53 Register 13 (0x0D): Global Control 11 ...................................................................................................................... 54 Register 14 (0x0E): Global Control 12....................................................................................................................... 54 Register 15 (0x0F): Global Control 13....................................................................................................................... 54 Port Registers (Registers 16 – 95) ................................................................................................................................... 55 Register 16 (0x10): Port 1 Control 0.......................................................................................................................... 55 Register 32 (0x20): Port 2 Control 0.......................................................................................................................... 55 Register 48 (0x30): Port 3 Control 0.......................................................................................................................... 55 Register 17 (0x11): Port 1 Control 1.......................................................................................................................... 56 Register 33 (0x21): Port 2 Control 1.......................................................................................................................... 56 Register 49 (0x31): Port 3 Control 1.......................................................................................................................... 56 September 2011 5 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Register 18 (0x12): Port 1 Control 2.......................................................................................................................... 56 Register 34 (0x22): Port 2 Control 2.......................................................................................................................... 56 Register 50 (0x32): Port 3 Control 2.......................................................................................................................... 56 Register 19 (0x13): Port 1 Control 3.......................................................................................................................... 57 Register 35 (0x23): Port 2 Control 3.......................................................................................................................... 57 Register 51 (0x33): Port 3 Control 3.......................................................................................................................... 57 Register 20 (0x14): Port 1 Control 4.......................................................................................................................... 57 Register 36 (0x24): Port 2 Control 4.......................................................................................................................... 57 Register 52 (0x34): Port 3 Control 4.......................................................................................................................... 57 Register 21 (0x15): Port 1 Control 5.......................................................................................................................... 57 Register 37 (0x25): Port 2 Control 5.......................................................................................................................... 57 Register 53 (0x35): Port 3 Control 5.......................................................................................................................... 57 Register 22[6:0] (0x16): Port 1 Q0 ingress data rate limit ......................................................................................... 58 Register 38[6:0] (0x26): Port 2 Q0 ingress data rate limit ......................................................................................... 58 Register 54[6:0] (0x36): Port 3 Q0 ingress data rate limit ......................................................................................... 58 Register 23[6:0] (0x17): Port 1 Q1 ingress data rate limit ......................................................................................... 59 Register 39[6:0] (0x27): Port 2 Q1 ingress data rate limit ......................................................................................... 59 Register 55[6:0] (0x37): Port 3 Q1 ingress data rate limit ......................................................................................... 59 Register 24[6:0] (0x18): Port 1 Q2 ingress data rate limit ......................................................................................... 59 Register 40[6:0] (0x28): Port 2 Q2 ingress data rate limit ......................................................................................... 59 Register 56[6:0] (0x38): Port 3 Q2 ingress data rate limit ......................................................................................... 59 Register 25[6:0] (0x19): Port 1 Q3 ingress data rate limit ......................................................................................... 59 Register 41[6:0] (0x29): Port 2 Q3 ingress data rate limit ......................................................................................... 59 Register 57[6:0] (0x39): Port 3 Q3 ingress data rate limit ......................................................................................... 59 Register 26 (0x1A): Port 1 PHY Special Control/Status............................................................................................ 61 Register 42 (0x2A): Port 2 PHY Special Control/Status............................................................................................ 61 Register 58 (0x3A): Reserved, not applied to port 3 ................................................................................................. 61 Register 27 (0x1B): Port 1 Not Support..................................................................................................................... 61 Register 43 (0x2B): LinkMD Result ........................................................................................................................... 61 Register 59 (0x3B): Reserved, not applied to port 3 ................................................................................................. 61 Register 28 (0x1C): Port 1 Control 12 ....................................................................................................................... 62 Register 44 (0x2C): Port 2 Control 12 ....................................................................................................................... 62 Register 60 (0x3C): Reserved, not applied to port 3 ................................................................................................. 62 Register 29 (0x1D): Port 1 Control 13 ....................................................................................................................... 62 Register 45 (0x2D): Port 2 Control 13 ....................................................................................................................... 62 Register 61 (0x3D): Reserved, not applied to port 3 ................................................................................................. 62 Register 30 (0x1E): Port 1 Status 0........................................................................................................................... 63 Register 46 (0x2E): Port 2 Status 0........................................................................................................................... 63 Register 62 (0x3E): Reserved, not applied to port 3 ................................................................................................. 64 Register 31 (0x1F): Port 1 Status 1 ........................................................................................................................... 65 Register 47 (0x2F): Port 2 Status 1 ........................................................................................................................... 65 Register 63 (0x3F): Port 3 Status 1 ........................................................................................................................... 65 Register 67 (0x43): Reset.......................................................................................................................................... 65 Advanced Control Registers (Registers 96-198) .............................................................................................................. 66 Register 96 (0x60): TOS Priority Control Register 0 ................................................................................................. 66 Register 97 (0x61): TOS Priority Control Register 1 ................................................................................................. 66 Register 98 (0x62): TOS Priority Control Register 2 ................................................................................................. 66 Register 99 (0x63): TOS Priority Control Register 3 ................................................................................................. 67 Register 100 (0x64): TOS Priority Control Register 4 ............................................................................................... 67 Register 101 (0x65): TOS Priority Control Register 5 ............................................................................................... 67 Register 102 (0x66): TOS Priority Control Register 6 ............................................................................................... 68 Register 103 (0x67): TOS Priority Control Register 7 ............................................................................................... 68 Register 104 (0x68): TOS Priority Control Register 8 ............................................................................................... 68 Register 105 (0x69): TOS Priority Control Register 9 ............................................................................................... 69 Register 106 (0x6A): TOS Priority Control Register 10............................................................................................. 69 Register 107 (0x6B): TOS Priority Control Register 11............................................................................................. 69 Register 108 (0x6C): TOS Priority Control Register 12............................................................................................. 70 September 2011 6 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Register 109 (0x6D): TOS Priority Control Register 13............................................................................................. 70 Register 111 (0x6F): TOS Priority Control Register 15 ............................................................................................. 71 Registers 112 to 117.................................................................................................................................................. 71 Register 112 (0x70): MAC Address Register 0 ......................................................................................................... 71 Register 113 (0x71): MAC Address Register 1 ......................................................................................................... 71 Register 114 (0x72): MAC Address Register 2 ......................................................................................................... 71 Register 115 (0x73): MAC Address Register 3 ......................................................................................................... 71 Register 116 (0x74): MAC Address Register 4 ......................................................................................................... 71 Register 117 (0x75): MAC Address Register 5 ......................................................................................................... 71 Registers 118 to 120.................................................................................................................................................. 72 Register 118 (0x76): User Defined Register 1........................................................................................................... 72 Register 119 (0x77): User Defined Register 2........................................................................................................... 72 Register 120 (0x78): User Defined Register 3........................................................................................................... 72 Registers 121 to 131.................................................................................................................................................. 72 Register 121 (0x79): Indirect Access Control 0 ......................................................................................................... 72 Register 122 (0x7A): Indirect Access Control 1......................................................................................................... 72 Register 123 (0x7B): Indirect Data Register 8........................................................................................................... 72 Register 124 (0x7C): Indirect Data Register 7........................................................................................................... 73 Register 125 (0x7D): Indirect Data Register 6........................................................................................................... 73 Register 126 (0x7E): Indirect Data Register 5........................................................................................................... 73 Register 127 (0x7F): Indirect Data Register 4 ........................................................................................................... 73 Register 128 (0x80): Indirect Data Register 3 ........................................................................................................... 73 Register 129 (0x81): Indirect Data Register 2 ........................................................................................................... 73 Register 130 (0x82): Indirect Data Register 1 ........................................................................................................... 73 Register 131 (0x83): Indirect Data Register 0 ........................................................................................................... 73 Register 147~142(0x93~0x8E): Station MAC Address 1 MACA1............................................................................ 74 Register 153~148 (0x99~0x94): Station MAC Address 2 MACA2 ............................................................................ 74 Register 154[6:0] (0x9A): Port 1 Q0 Egress data rate limit ....................................................................................... 74 Register 158[6:0] (0x9E): Port 2 Q0 Egress data rate limit ....................................................................................... 74 Register 162[6:0] (0xA2): Port 3 Q0 Egress data rate limit ....................................................................................... 74 Register 155[6:0] (0x9B): Port 1 Q1 Egress data rate limit ....................................................................................... 74 Register 159[6:0] (0x9F): Port 2 Q1 Egress data rate limit ....................................................................................... 74 Register 163[6:0] (0xA3): Port 3 Q1 Egress data rate limit ....................................................................................... 74 Register 156[6:0] (0x9C): Port 1 Q2 Egress data rate limit ....................................................................................... 74 Register 160[6:0] (0xA0): Port 2 Q2 Egress data rate limit ....................................................................................... 74 Register 164[6:0] (0xA4): Port 3 Q2 Egress data rate limit ....................................................................................... 74 Register 157[6:0] (0x9D): Port 1 Q3 Egress data rate limit ....................................................................................... 74 Register 161[6:0] (0xA1): Port 2 Q3 Egress data rate limit ....................................................................................... 74 Register 165[6:0] (0xA5): Port 3 Q3 Egress data rate limit ....................................................................................... 74 Register 166 (0xA6): KSZ8873 mode indicator ......................................................................................................... 75 Register 167 (0xA7): High Priority Packet Buffer Reserved for Q3........................................................................... 75 Register 168 (0xA8): High Priority Packet Buffer Reserved for Q2........................................................................... 75 Register 169 (0xA9): High Priority Packet Buffer Reserved for Q1........................................................................... 75 Register 170 (0xAA): High Priority Packet Buffer Reserved for Q0 .......................................................................... 75 Register 171 (0xAB): PM Usage Flow Control Select Mode 1 .................................................................................. 76 Register 172 (0xAC): PM Usage Flow Control Select Mode 2.................................................................................. 76 Register 173 (0xAD): PM Usage Flow Control Select Mode 3.................................................................................. 76 Register 174 (0xAE): PM Usage Flow Control Select Mode 4 .................................................................................. 76 Register 175 (0xAF): TXQ Split for Q3 in Port 1 ....................................................................................................... 76 Register 176 (0xB0): TXQ Split for Q2 in Port 1........................................................................................................ 77 Register 177 (0xB1): TXQ Split for Q1 in Port 1........................................................................................................ 77 Register 178 (0xB2): TXQ Split for Q0 in Port 1........................................................................................................ 77 Register 179 (0xB3): TXQ Split for Q3 in Port 2........................................................................................................ 77 Register 180 (0xB4): TXQ Split for Q2 in Port 2........................................................................................................ 77 Register 181 (0xB5): TXQ Split for Q1 in Port 2........................................................................................................ 78 Register 182 (0xB6): TXQ Split for Q0 in Port 2........................................................................................................ 78 Register 183 (0xB7): TXQ Split for Q3 Port 3............................................................................................................ 78 September 2011 7 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Register 184 (0xB8): TXQ Split for Q2 Port 3............................................................................................................ 78 Register 185 (0xB9): TXQ Split for Q1 in Port 3........................................................................................................ 78 Register 186 (0xBA): TXQ Split for Q0 in Port 3 ....................................................................................................... 79 Register 187 (0xBB): Interrupt enable register .......................................................................................................... 80 Register 188 (0xBC): Link Change Interrupt ............................................................................................................. 80 Register 189 (0xBD): Force Pause Off Iteration Limit Enable................................................................................... 80 Register 192 (0xC0): Fiber Signal Threshold ............................................................................................................ 80 Register 193 (0xC1): Internal 1.8V LDO Control ....................................................................................................... 80 Register 194 (0xC2): Insert SRC PVID ..................................................................................................................... 81 Register 195 (0xC3): Power Management and LED Mode ....................................................................................... 82 Register 196(0xC4): Sleep Mode .............................................................................................................................. 83 198 (0xC6): Forward Invalid VID Frame and Host Mode .......................................................................................... 83 Static MAC Address Table ................................................................................................................................................. 84 VLAN Table .......................................................................................................................................................................... 86 Dynamic MAC Address Table ............................................................................................................................................ 87 MIB (Management Information Base) Counters............................................................................................................... 88 Additional MIB Counter Information........................................................................................................................... 91 Absolute Maximum Ratings(1) ............................................................................................................................................ 92 Operating Ratings(2) ............................................................................................................................................................ 92 Electrical Characteristics(4) ................................................................................................................................................ 92 EEPROM Timing .............................................................................................................................................................. 94 MII Timing ......................................................................................................................................................................... 95 RMII Timing....................................................................................................................................................................... 97 I2C Slave Mode Timing ..................................................................................................................................................... 98 SPI Timing ...................................................................................................................................................................... 100 Auto-Negotiation Timing ................................................................................................................................................. 102 MDC/MDIO Timing ......................................................................................................................................................... 103 Reset Timing................................................................................................................................................................... 104 Reset Circuit ................................................................................................................................................................... 105 Selection of Isolation Transformers................................................................................................................................ 106 Selection of Reference Crystal ........................................................................................................................................ 106 Package Information......................................................................................................................................................... 107 September 2011 8 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ List of Figures Figure 1. Typical Straight Cable Connection ....................................................................................................................... 19 Figure 2. Typical Crossover Cable Connection ................................................................................................................... 20 Figure 3. Auto-Negotiation and Parallel Operation .............................................................................................................. 21 Figure 4. Destination Address Lookup Flow Chart, Stage 1................................................................................................ 25 Figure 5. Destination Address Resolution Flow Chart, Stage 2........................................................................................... 26 Figure 6. 802.1p Priority Field Format ................................................................................................................................. 32 Figure 7. Tail Tag Frame Format ......................................................................................................................................... 34 Figure 8. Tail Tag Rules....................................................................................................................................................... 35 Figure 9. EEPROM Configuration Timing Diagram ............................................................................................................. 37 Figure 10. SPI Write Data Cycle .......................................................................................................................................... 39 Figure 11. SPI Read Data Cycle .......................................................................................................................................... 39 Figure 12. SPI Multiple Write ............................................................................................................................................... 39 Figure 13. SPI Multiple Read ............................................................................................................................................... 40 Figure 14. Far-End Loopback Path...................................................................................................................................... 41 Figure 15. Near-end (Remote) Loopback Path.................................................................................................................... 42 Figure 16. EEPROM Interface Input Timing Diagram.......................................................................................................... 94 Figure 17. EEPROM Interface Output Timing Diagram ....................................................................................................... 94 Figure 18. MAC Mode MII Timing – Data Received from MII .............................................................................................. 95 Figure 19. MAC Mode MII Timing – Data Transmitted to MII ............................................................................................. 95 Figure 20. PHY Mode MII Timing – Data Received from MII............................................................................................... 96 Figure 21. PHY Mode MII Timing – Data Transmitted to MII............................................................................................... 96 Figure 22. RMII Timing – Data Received from RMII ............................................................................................................ 97 Figure 23. RMII Timing – Data Transmitted to RMII ............................................................................................................ 97 Figure 24. I2C Input Timing.................................................................................................................................................. 98 Figure 25. I2C Start Bit Timing............................................................................................................................................. 98 Figure 26. I2C Stop Bit Timing ............................................................................................................................................. 98 Figure 27. I2C Output Timing............................................................................................................................................... 98 Figure 28. SPI Input Timing ............................................................................................................................................... 100 Figure 29. SPI Output Timing............................................................................................................................................. 101 Figure 30. Auto-Negotiation Timing ................................................................................................................................... 102 Figure 31. MDC/MDIO Timing............................................................................................................................................ 103 Figure 35. 64-Pin LQFP Package ...................................................................................................................................... 108 September 2011 9 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ List of Tables Table 1. MDI/MDI-X Pin Definitions ..................................................................................................................................... 18 Table 2. Internal Function Block Status ................................................................................................................................ 23 Table 3. MII Signals ............................................................................................................................................................. 28 Table 4. MII Management Interface Frame Format ............................................................................................................. 29 Table 5. Serial Management Interface (SMI) Frame Format ............................................................................................... 30 Table 6. FID+DA Lookup in VLAN Mode ............................................................................................................................. 31 Table 7. FID+SA Lookup in VLAN Mode ............................................................................................................................. 31 Table 8. Spanning Tree States ............................................................................................................................................ 33 Table 9. SPI Connections .................................................................................................................................................... 38 Table 10. Data Rate Limit Table .......................................................................................................................................... 60 Table 11. Format of Static MAC Table (8 Entries) ............................................................................................................... 84 Table 12. Format of Static VLAN Table (16 Entries)............................................................................................................ 86 Table 13. Format of Dynamic MAC Address Table (1K Entries) ......................................................................................... 87 Table 14. Format of “Per Port” MIB Counters ...................................................................................................................... 88 Table 15. Port 1’s “Per Port” MIB Counters Indirect Memory Offsets.................................................................................. 89 Table 16. Format of “All Port Dropped Packet” MIB Counters............................................................................................. 90 Table 17. “All Port Dropped Packet” MIB Counters Indirect Memory Offsets...................................................................... 90 Table 18. EEPROM Timing Parameters .............................................................................................................................. 94 Table 19. MAC Mode MII Timing Parameters...................................................................................................................... 95 Table 20. PHY Mode MII Timing Parameters ...................................................................................................................... 96 Table 21. RMII Timing Parameters ...................................................................................................................................... 97 Table 22. I2C Timing Parameters ........................................................................................................................................ 99 Table 23. SPI Input Timing Parameters............................................................................................................................. 100 Table 24. SPI Output Timing Parameters .......................................................................................................................... 101 Table 25. Auto-Negotiation Timing Parameters................................................................................................................. 102 Table 26. MDC/MDIO Timing Parameters ......................................................................................................................... 103 Table 27. Reset Timing Parameters .................................................................................................................................. 104 Table 28. Transformer Selection Criteria ........................................................................................................................... 106 Table 29. Qualified Single Port Magnetics......................................................................................................................... 106 Table 30. Typical Reference Crystal Characteristics ......................................................................................................... 106 September 2011 10 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Pin Description and I/O Assignment Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Pin Name RXM1 RXP1 AGND TXM1 TXP1 VDDA_3.3 AGND ISET VDDA_1.8 RXM2 RXP2 AGND TXM2 TXP2 FXSD2 PWRND X1 Type (1) I/O I/O GND I/O I/O P GND O P I/O I/O GND I/O I/O I IPU I Description Physical receive or transmit signal (– differential) Physical receive or transmit signal (+ differential) Analog ground Physical transmit or receive signal (– differential) Physical transmit or receive signal (+ differential) 3.3V analog VDD Analog ground. Set physical transmit output current. Pull-down this pin with a 11.8K 1% resistor to ground. 1.8V analog core power input from VDDCO (pin 56). Physical receive or transmit signal (– differential) Physical receive or transmit signal (+ differential) Analog ground. Physical transmit or receive signal (– differential) Physical transmit or receive signal (+ differential) MLLJ: Floating or connect to analog ground by pull-down resistor. Chip power down input (active low). 25 or 50MHz crystal/oscillator clock connections. Pins (X1, X2) connect to a crystal. If an oscillator is used, X1 connects to a 3.3V tolerant oscillator and X2 is a no connect. Note: Clock is +/- 50ppm for both crystal and oscillator, the clock should be applied to X1 pin before reset voltage goes high. Switch MII transmit enable MLLJ: Switch MII transmit data bit 3 MLLJ: Switch MII transmit data bit 2 Switch MII transmit data bit 1 Switch MII transmit data bit 0 Digital ground 3.3V, 2.5V or 1.8V digital VDD input power supply for IO with well decoupling capacitors. MLLJ: Switch MII transmit clock (MII modes only) Output in PHY MII mode and SNI mode Input in MAC MII. Switch MII transmit error in MII mode 0= MII link indicator from host in MII PHY mode. 1= No link on port 3 MII PHY mode and enable By-pass mode. 18 19 20 21 22 23 24 25 26 X2 SMTXEN3 SMTXD33/ EN_REFCLKO_3 SMTXD32/ NC SMTXD31 SMTXD30 GND VDDIO SMTXC3/ REFCLKI_3 O I IPU/I I I I GND P I/O 27 SMTXER3/ MII_LINK_3 IPD September 2011 11 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Pin Number 28 Pin Name SMRXDV3 Type (1) lPU/O Description Switch MII receive data valid Strap option: MII mode selection PU = PHY mode. PD = MAC mode (In MAC mode, port 3 MII has to connect a powered active external PHY for the normal operation) 29 SMRXD33/ REFCLKO_3 lPU/O MLLJ: Switch MII receive data bit 3/ Strap option: enable auto-negotiation on port 2 (P2ANEN) PU = enable P2ANEN PD = disable P2ANEN Switch MII receive data bit 2 Strap option: Force the speed on port 2 PU = force port 2 to 100BT if P2ANEN = 0 PD = force port 2 to 10BT if P2ANEN = 0 30 SMRXD32 IPU/O 31 SMRXD31 IPU/O Switch MII receive data bit 1 Strap option: Force duplex mode (P2DPX) PU = port 2 default to full duplex mode if P2ANEN = 1 and auto-negotiation fails. Force port 2 in full duplex mode if P2ANEN = 0. PD = Port 2 set to half duplex mode if P2ANEN = 1 and auto-negotiation fails. Force port 2 in half duplex mode if P2ANEN = 0. Digital ground Switch MII receive data bit 0 Strap option: Force flow control on port 2 (P2FFC) PU = always enable (force) port 2 flow control feature, regardless of AutoNegotiation result. PD = port 2 flow control is enabled by auto- negotiation result. 32 33 GND SMRXD30 GND lPU/O 34 35 36 SCRS3/ NC SCOL3/ NC SMRXC3/ NC I/O I/O I/O MLLJ: Switch MII carrier sense Internal pull up. MLLJ: Switch MII collision detect Internal pull up. MLLJ: Switch MII receive clock. Output in PHY MII mode Input in MAC MII mode . 37 38 39 GND VDDC SPIQ GND P lPU/O Digital ground 1.8V digital core power input from VDDCO (pin 56). SPI slave mode: serial data output Note: an external pull-up is needed on this pin when it is in use. Strap option: XCLK Frequency Selection PU = 25 MHz PD = 50 MHz 40 SPISN I SPI slave mode: chip select (active low) When SPISN is high, the KSZ8873MLLJ is deselected and SPIQ is held in high impedance state. A high-to-low transition is used to initiate SPI data transfer. Note: an external pull-up is needed on this pin when it is in use. September 2011 12 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Pin Number 41 Pin Name INTRN Type (1) OPU Description Interrupt Active Low signal to host CPU to indicate an interrupt status bit is set when lost link. Refer to register 187 and 188. SPI slave mode / I C slave mode: clock input I2C master mode: clock output MIIM clock input 2 42 SCL_MDC I/O 43 SDA_MDIO I/O SPI slave mode: serial data input I2C master/slave mode: serial data input/output MIIM: data input/out Note: an external pull-up is needed on this pin when it is in use. 44 45 46 47 NC P1ANEN P1SPD P1DPX NC IPU/O IPU/O IPU/O Unused pin, only this NC pin can be pulled down by a pull-down resistor for better EMI. PU = enable auto-negotiation on port 1 PD = disable auto-negotiation on port 1 PU = force port 1 to 100BT if P1ANEN = 0 PD = force port 1 to 10BT if P1ANEN = 0 PU = port 1 default to full duplex mode if P1ANEN = 1 and auto- negotiation fails. Force port 1 in full-duplex mode if P1ANEN = 0. PD = port 1 default to half duplex mode if P1ANEN = 1 and autonegotiation fails. Force port 1 in half duplex mode if P1ANEN = 0. 48 49 50 GND VDDC P1FFC GND P IPU/O Digital ground 1.8V digital core power input from VDDCO (pin 56). PU = always enable (force) port 1 flow control feature PD = port 1 flow control feature enable is determined by auto negotiation result. 51 52 53 54 55 56 P3SPD NC NC VDDIO GND VDDCO IPD/O NC NC P GND P PU = force port 3 to 10BT PD = force port 3 to 100BT (default) Unused pin. No external connection. Unused pin. No external connection. 3.3V, 2.5V or 1.8V digital VDD input power supply for IO with well decoupling capacitors. Digital ground 1.8V core power voltage output (internal 1.8V LDO regulator output), this 1.8V output pin provides power to both VDDA_1.8 and VDDC input pins. Note: Internally 1.8V LDO regulator input comes from VDDIO. Do not connect an external power supply to VDDCO pin. The ferrite bead is requested between analog and digital 1.8V core power. 57 58 NC P1LED1 NC IPU/O Unused pin. No external connection. Port 1 LED Indicators: Default: Speed (refer to register 195 bit[5:4]) Strap option: Port 3 flow control selection(P3FFC) PU = always enable (force) port 3 flow control feature (default) PD = disable September 2011 13 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Pin Number 59 Pin Name P1LED0 Type (1) IPU/O Description Port 1 LED Indicators: Default: Link/Act. (refer to register 195 bit[5:4]) Strap option: Port 3 duplex mode selection(P3DPX) PU = port 3 to half duplex mode PD = port 3 to full duplex mode (default) Note: P1LED0 has weaker internal pull-down, recommend an external pulldown by a 0.5Kohm resistor. 60 P2LED1 IPU/O Port 2 LED Indicators: Default: Speed (refer to register 195 bit[5:4]) Strap option: Serial bus configuration Port 2 LED Indicators: Default: Link/Act. (refer to register 195 bit[5:4]) Strap option: Serial bus configuration Serial bus configuration pins to select mode of access to KSZ8873MLLJ internal registers. [P2LED1, P2LED0] = [0, 0] — I2C master (EEPROM) mode (If EEPROM is not detected, the KSZ8873MLLJ will be configured with the default values of its internal registers and the values of its strap-in pins.) Interface Signals SPIQ SCL_MDC SDA_MDIO SPISN Type O O I/O I Description Not used (tri-stated) I C clock I C data I/O Not used 2 2 [P2LED1, P2LED0] = [0, 1] — I2C slave mode 2 The external I C master will drive the SCL_MDC clock. The KSZ8873MLLJ device addresses are: 1011_1111 1011_1110 SPIQ SCL_MDC SDA_MDIO SPISN Type O I I/O I Description Not used (tri-stated) I C clock I C data I/O Not used 2 2 Interface Signals [P2LED1, P2LED0] = [1, 0] — SPI slave mode Interface Signals SPIQ SCL_MDC SDA_MDIO SPISN Type O I I I Description SPI data out SPI clock SPI data In SPI chip select [P2LED1, P2LED0] = [1, 1] – SMI/MIIM-mode In SMI mode, the KSZ8873MLLJ provides access to all its internal 8-bit registers through its SCL_MDC and SDA_MDIO pins. In MIIM mode, the KSZ8873MLLJ provides access to its 16-bit MIIM registers through its SDC_MDC and SDA_MDIO pins. September 2011 14 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Pin Number 61 62 63 64 Notes: Pin Name P2LED0 RSTN FXSD1 VDDA_1.8 Type (1) IPU/O IPU I P Description Hardware reset pin (active low) MLLJ: Floating or connect to analog ground by pull-down resistor. 1.8 analog VDD input power supply from VDDCO (pin 56) through external Ferrite bead and capacitors. 1. Speed : Low (100BASE-TX), High (10BASE-T) Full duplex : Low (full duplex), High (half duplex) Act : Toggle (transmit / receive activity) Link : Low (link), High (no link) 2. P = Power supply. Gnd = Ground. I = Input. Ipu/O = Input with internal pull-up during reset, output pin otherwise. Ipu = Input w/ internal pull-up. Ipd = Input w/ internal pull-down. Opu = Output w/ internal pull-up. Opd = Output w/ internal pull-down. September 2011 15 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Pin Configuration 64-Pin LQFP (Top View) September 2011 16 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Functional Description The KSZ8873MLLJ contains two 10/100 physical layer transceivers and three MAC units with an integrated Layer 2 managed switch. The KSZ8873MLLJ has the flexibility to reside in either a managed or unmanaged design. In a managed design, the host processor has complete control of the KSZ8873MLLJ via the SMI interface, MIIM interface, SPI bus, or I2C bus. An unmanaged design is achieved through I/O strapping and/or EEPROM programming at system reset time. On the media side, the KSZ8873MLLJ supports IEEE 802.3 10BASE-T and 100BASE-TX on both PHY ports. Physical signal transmission and reception are enhanced through the use of patented analog circuitries that make the design more efficient and allow for lower power consumption and smaller chip die size. Functional Overview: Physical Layer Transceiver 100BASE-TX Transmit The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission. The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output. The output current is set by an external1% 11.8K resistor for the 1:1 transformer ratio. The output signal has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output is also incorporated into the 100BASE-TX transmitter. 100BASE-TX Receive The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion. The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations. Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive. The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC. PLL Clock Synthesizer The KSZ8873MLLJ generates 125MHz, 62.5MHz, and 31.25MHz clocks for system timing. Internal clocks are generated from an external 25MHz or 50MHz crystal or oscillator. Scrambler/De-scrambler (100BASE-TX Only) The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander. Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047-bit non-repetitive sequence, and the receiver then de-scrambles the incoming data stream using the same sequence as at the transmitter. 10BASE-T Transmit The 10BASE-T driver is incorporated with the 100BASE-TX driver to allow for transmission using the same magnetics. They are internally wave-shaped and pre-emphasized into outputs with a typical 2.3V amplitude. The harmonic contents are at least 27dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal. September 2011 17 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ 10BASE-T Receive On the receive side, input buffers and level detecting squelch circuits are employed. A differential input receiver circuit and a phaselocked loop (PLL) perform the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400mV or with short pulse widths to prevent noise at the RXP-or-RXM input from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8873MLLJ decodes a data frame. The receiver clock is maintained active during idle periods in between data reception. MDI/MDI-X Auto Crossover To eliminate the need for crossover cables between similar devices, the KSZ8873MLLJ supports HP Auto MDI/MDI-X and IEEE 802.3u standard MDI/MDI-X auto crossover. HP Auto MDI/MDI-X is the default. The auto-sense function detects remote transmit and receive pairs and correctly assigns transmit and receive pairs for the KSZ8873MLLJ device. This feature is extremely useful when end users are unaware of cable types, and also, saves on an additional uplink configuration connection. The auto-crossover feature can be disabled through the port control registers, or MIIM PHY registers. The IEEE 802.3u standard MDI and MDI-X definitions are: MDI RJ-45 Pins 1 2 3 6 Signals TD+ TDRD+ RDRJ-45 Pins 1 2 3 6 MDI-X Signals RD+ RDTD+ TD- Table 1. MDI/MDI-X Pin Definitions September 2011 18 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Straight Cable A straight cable connects an MDI device to an MDI-X device, or an MDI-X device to an MDI device. The following diagram depicts a typical straight cable connection between a NIC card (MDI) and a switch, or hub (MDI-X). Figure 1. Typical Straight Cable Connection September 2011 19 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Crossover Cable A crossover cable connects an MDI device to another MDI device, or an MDI-X device to another MDI-X device. The following diagram shows a typical crossover cable connection between two switches or hubs (two MDI-X devices). Figure 2. Typical Crossover Cable Connection September 2011 20 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Auto-Negotiation The KSZ8873MLLJ conforms to the auto-negotiation protocol, defined in Clause 28 of the IEEE 802.3u specification. Auto-negotiation allows unshielded twisted pair (UTP) link partners to select the best common mode of operation. In autonegotiation, link partners advertise their capabilities across the link to each other. If auto-negotiation is not supported or the KSZ8873MLLJ link partner is forced to bypass auto-negotiation, the KSZ8873MLLJ sets its operating mode by observing the signal at its receiver. This is known as parallel detection, and allows the KSZ8873MLLJ to establish link by listening for a fixed signal protocol in the absence of auto-negotiation advertisement protocol. The link up process is shown in the following flow diagram. Figure 3. Auto-Negotiation and Parallel Operation September 2011 21 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ LinkMD® Cable Diagnostics KSZ8873MLLJ supports the LinkMD®. The LinkMD® feature utilizes time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems such as open circuits, short circuits and impedance mismatches. LinkMD® works by sending a pulse of known amplitude and duration down the MDI and MDI-X pairs and then analyzes the shape of the reflected signal. Timing the pulse duration gives an indication of the distance to the cabling fault. Internal circuitry displays the TDR information in a user-readable digital format. Note: Cable diagnostics are only valid for copper connections and do not support fiber optic operation. Access LinkMD® is initiated by accessing the PHY special control/status registers {26, 42} and the LinkMD result registers {27, 43} for ports 1 and 2 respectively; and in conjunction with the port registers control 13 for ports 1and 2 respectively to disable Auto MDI/MDIX. Alternatively, the MIIM PHY registers 0 and 29 can be used for LinkMD® access. Usage The following is a sample procedure for using LinkMD® with registers {42,43,45} on port 2. 1. Disable auto MDI/MDI-X by writing a ‘1’ to register 45, bit [2] to enable manual control over the differential pair used to transmit the LinkMD® pulse. 2. Start cable diagnostic test by writing a ‘1’ to register 42, bit [4]. This enable bit is self-clearing. 3. Wait (poll) for register 42, bit [4] to return a ‘0’, indicating cable diagnostic test is completed. 4. Read cable diagnostic test results in register 42, bits [6:5]. The results are as follows: 00 = normal condition (valid test) 01 = open condition detected in cable (valid test) 10 = short condition detected in cable (valid test) 11 = cable diagnostic test failed (invalid test) The ‘11’ case, invalid test, occurs when the KSZ8873MLLJ is unable to shut down the link partner. In this instance, the test is not run, since it would be impossible for the KSZ8873MLLJ to determine if the detected signal is a reflection of the signal generated or a signal from another source. 5. Get distance to fault by concatenating register 42, bit [0] and register 43, bits [7:0]; and multiplying the result by a constant of 0.4. The distance to the cable fault can be determined by the following formula: D (distance to cable fault) = 0.4 x {(register 26, bit [0]),(register 27, bits [7:0])} D (distance to cable fault) is expressed in meters. Concatenated value of registers 42 and 43 is converted to decimal before multiplying by 0.4. The constant (0.4) may be calibrated for different cabling conditions, including cables with a velocity of propagation that varies significantly from the norm. Functional Overview: Power Management The KSZ8873MLLJ supports enhanced power management feature in low power state with energy detection to ensure low-power dissipation during device idle periods. There are five operation modes under the power management function which is controlled by two bits in Register 195 (0xC3) and one bit in Register 29 (0x1D),45(0x2D) as shown below: Register 195 bit[1:0] = 00 Normal Operation Mode Register 195 bit[1:0] = 01 Energy Detect Mode Register 195 bit[1:0] = 10 Soft Power Down Mode Register 195 bit[1:0] = 11 Power Saving Mode Register 29,45 bit 3 =1 Port Based Power Down Mode Table 3 indicates all internal function blocks status under four different power management operation modes. September 2011 22 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ KSZ8873MLLJ Function Blocks Internal PLL Clock Tx/Rx PHY MAC Host Interface Power Management Operation Modes Normal Mode Enabled Enabled Enabled Enabled Power Saving Mode Enabled Rx unused block disabled Enabled Enabled Energy Detect Mode Disabled Energy detect at Rx Disabled Disabled Soft Power Down Mode Disabled Disabled Disabled Disabled Table 2. Internal Function Block Status Normal Operation Mode This is the default setting bit[1:0]=00 in register 195 after the chip power-up or hardware reset . When KSZ8873MLLJ is in this normal operation mode, all PLL clocks are running, PHY and MAC are on and the host interface is ready for CPU read or write. During the normal operation mode, the host CPU can set the bit[1:0] in register 195 to transit the current normal operation mode to any one of the other three power management operation modes. Energy Detect Mode The energy detect mode provides a mechanism to save more power than in the normal operation mode when the KSZ8873MLLJ is not connected to an active link partner. In this mode, the device will save up to 50% of the power. If the cable is not plugged, the KSZ8873MLLJ can automatically enter to a low power state, a.k.a., the energy detect mode. In this mode, KSZ8873MLLJ will keep transmitting 120ns width pulses at 1 pulse/s rate. Once activity resumes due to plugging a cable or attempting by the far end to establish link, the KSZ8873MLLJ can automatically power up to normal power state in energy detect mode. Energy detect mode consists of two states, normal power state and low power state. While in low power state, the KSZ8873MLLJ reduces power consumption by disabling all circuitry except the energy detect circuitry of the receiver. The energy detect mode is entered by setting bit[1:0]=01 in register 195. When the KSZ8873MLLJ is in this mode, it will monitor the cable energy. If there is no energy on the cable for a time longer than pre-configured value at bit[7:0] GoSleep time in register 196, KSZ8873MLLJ will go into a low power state. When KSZ8873MLLJ is in low power state, it will keep monitoring the cable energy. Once the energy is detected from the cable, KSZ8873MLLJ will enter normal power state. When KSZ8873MLLJ is at normal power state, it is able to transmit or receive packet from the cable. It will save about 87% of the power when MII interface is in PHY mode, pin SMTXER3/MII_LINK_3 is connected to High, register 195 bit [1:0] =01, bit 2 =1(Disable PLL), not cables are connected. Soft Power Down Mode The soft power down mode is entered by setting bit[1:0]=10 in register 195. When KSZ8873MLLJ is in this mode, all PLL clocks are disabled, the PHY and the MAC are off, all internal registers value will not change. When the host set bit[1:0]=00 in register 195, this device will be back from current soft power down mode to normal operation mode Power Saving Mode The power saving mode is entered when auto-negotiation mode is enabled, cable is disconnected, and by setting bit[1:0]=11 in register 195. When KSZ8873MLLJ is in this mode, all PLL clocks are enabled, MAC is on, all internal registers value will not change, and host interface is ready for CPU read or write. In this mode, it mainly controls the PHY transceiver on or off based on line status to achieve power saving. The PHY remains transmitting and only turns off the unused receiver block. Once activity resumes due to plugging a cable or attempting by the far end to establish link, the KSZ8873MLLJ can automatically enabled the PHY power up to normal power state from power saving mode. During this power saving mode, the host CPU can set bit[1:0] =0 in register 195 to transit the current power saving mode to any one of the other three power management operation modes. Port based Power Down Mode In addition, the KSZ8873MLLJ features a per-port power down mode. To save power, a PHY port that is not in use can be powered down via port control register 29 or 45 bit 3, or MIIM PHY register. It will saves about 15mA per port. September 2011 23 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Hardware Power Down KSZ8873 supports a hardware power down mode. When the pin PWRDN is actived low, the entire chip is powered down. Functional Overview: MAC and Switch Address Lookup The internal lookup table stores MAC addresses and their associated information. It contains a 1K unicast address table plus switching information. The KSZ8873MLLJ is guaranteed to learn 1K addresses and distinguishes itself from hash-based lookup tables, which depending on the operating environment and probabilities, may not guarantee the absolute number of addresses it can learn. Learning The internal lookup engine updates its table with a new entry if the following conditions are met: 1. The received packet's Source Address (SA) does not exist in the lookup table. 2. The received packet is good; the packet has no receiving errors, and is of legal length. The lookup engine inserts the qualified SA into the table, along with the port number and time stamp. If the table is full, the last entry of the table is deleted to make room for the new entry. Migration The internal lookup engine also monitors whether a station has moved. If a station has moved, it will update the table accordingly. Migration happens when the following conditions are met: 1. The received packet's SA is in the table but the associated source port information is different. 2. The received packet is good; the packet has no receiving errors, and is of legal length. The lookup engine will update the existing record in the table with the new source port information. Aging The lookup engine updates the time stamp information of a record whenever the corresponding SA appears. The time stamp is used in the aging process. If a record is not updated for a period of time, the lookup engine removes the record from the table. The lookup engine constantly performs the aging process and will continuously remove aging records. The aging period is about 200 seconds. This feature can be enabled or disabled through register 3 (0x03) bit [2]. Forwarding The KSZ8873MLLJ forwards packets using the algorithm that is depicted in the following flowcharts. Figure 4 shows stage one of the forwarding algorithm where the search engine looks up the VLAN ID, static table, and dynamic table for the destination address, and comes up with “port to forward 1” (PTF1). PTF1 is then further modified by spanning tree, IGMP snooping, port mirroring, and port VLAN processes to come up with “port to forward 2” (PTF2), as shown in Figure 5. The packet is sent to PTF2. September 2011 24 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Figure 4. Destination Address Lookup Flow Chart, Stage 1 September 2011 25 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Figure 5. Destination Address Resolution Flow Chart, Stage 2 The KSZ8873MLLJ will not forward the following packets: 1. Error packets These include framing errors, Frame Check Sequence (FCS) errors, alignment errors, and illegal size packet errors. 2. IEEE802.3x PAUSE frames KSZ8873MLLJ intercepts these packets and performs full duplex flow control accordingly. 3. "Local" packets Based on destination address (DA) lookup. If the destination port from the lookup table matches the port from which the packet originated, the packet is defined as "local." September 2011 26 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Switching Engine The KSZ8873MLLJ features a high-performance switching engine to move data to and from the MACs’ packet buffers. It operates in store and forward mode, while the efficient switching mechanism reduces overall latency. The switching engine has a 32kB internal frame buffer. This buffer pool is shared between all three ports. There are a total of 256 buffers available. Each buffer is sized at 128 bytes. MAC Operation The KSZ8873MLLJ strictly abides by IEEE 802.3 standards to maximize compatibility. Inter Packet Gap (IPG) If a frame is successfully transmitted, the 96 bits time IPG is measured between the two consecutive MTXEN. If the current packet is experiencing collision, the 96 bits time IPG is measured from MCRS and the next MTXEN. Back-Off Algorithm The KSZ8873MLLJ implements the IEEE 802.3 standard for the binary exponential back-off algorithm, and optional "aggressive mode" back-off. After 16 collisions, the packet is optionally dropped depending on the switch configuration for register 4 (0x04) bit [3]. Late Collision If a transmit packet experiences collisions after 512 bit times of the transmission, the packet is dropped. Illegal Frames The KSZ8873MLLJ discards frames less than 64 bytes, and can be programmed to accept frames up to1518 bytes, 1536 bytes or 1916 bytes. These maximum frame size settings are programmed in register 4 (0x04). Since the KSZ8873MLLJ supports VLAN tags, the maximum sizing is adjusted when these tags are present. Full Duplex Flow Control The KSZ8873MLLJ supports standard IEEE 802.3x flow control frames on both transmit and receive sides. On the receive side, if the KSZ8873MLLJ receives a pause control frame, the KSZ8873MLLJ will not transmit the next normal frame until the timer, specified in the pause control frame, expires. If another pause frame is received before the current timer expires, the timer will be updated with the new value in the second pause frame. During this period (while it is flow controlled), only flow control packets from the KSZ8873MLLJ are transmitted. On the transmit side, the KSZ8873MLLJ has intelligent and efficient ways to determine when to invoke flow control. The flow control is based on availability of the system resources, including available buffers, available transmit queues and available receive queues. The KSZ8873MLLJ will flow control a port that has just received a packet if the destination port resource is busy. The KSZ8873MLLJ issues a flow control frame (XOFF), containing the maximum pause time defined by the IEEE 802.3x standard. Once the resource is freed up, the KSZ8873MLLJ sends out the other flow control frame (XON) with zero pause time to turn off the flow control (turn on transmission to the port). A hysteresis feature is provided to prevent the flow control mechanism from being constantly activated and deactivated. The KSZ8873MLLJ flow controls all ports if the receive queue becomes full. Half-Duplex Backpressure A half-duplex backpressure option (not in IEEE 802.3 standards) is also provided. The activation and deactivation conditions are the same as full duplex flow control. If backpressure is required, the KSZ8873MLLJ sends preambles to defer the other stations' transmission (carrier sense deference). To avoid jabber and excessive deference (as defined in the 802.3 standard), after a certain time, the KSZ8873MLLJ discontinues the carrier sense and then raises it again quickly. This short silent time (no carrier sense) prevents other stations from sending out packets thus keeping other stations in a carrier sense deferred state. If the port has packets to send during a backpressure situation, the carrier sense type backpressure is interrupted and those packets are transmitted instead. If there are no additional packets to send, carrier sense type backpressure is reactivated again until switch resources free up. If a collision occurs, the binary exponential back-off algorithm is skipped and carrier sense is generated immediately, thus reducing the chance of further collisions and carrier sense is maintained to prevent packet reception. September 2011 27 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ To ensure no packet loss in 10 BASE-T or 100 BASE-TX half duplex modes, the user must enable the following: 1. Aggressive back-off (register 3 (0x03), bit [0]) 2. No excessive collision drop (register 4 (0x04), bit [3]) Note: These bits are not set as defaults, as this is not the IEEE standard. Broadcast Storm Protection The KSZ8873MLLJ has an intelligent option to protect the switch system from receiving too many broadcast packets. As the broadcast packets are forwarded to all ports except the source port, an excessive number of switch resources (bandwidth and available space in transmit queues) may be utilized. The KSZ8873MLLJ has the option to include “multicast packets” for storm control. The broadcast storm rate parameters are programmed globally, and can be enabled or disabled on a per port basis. The rate is based on a 67ms interval for 100BT and a 500ms interval for 10BT. At the beginning of each interval, the counter is cleared to zero, and the rate limit mechanism starts to count the number of bytes during the interval. The rate definition is described in register 6 (0x06) and 7 (0x07). The default setting is 0x63 (99 decimal). This is equal to a rate of 1%, calculated as follows: 148,800 frames/sec * 67ms/interval * 1% = 99 frames/interval (approx.) = 0x63 Note: 148,800 frames/sec is based on 64-byte block of packets in 100BASE-TX with 12 bytes of IPG and 8 bytes of preamble between two packets. Port Individual MAC address and Source Port Filtering The KSZ8873MLLJ provide individual MAC address for port 1 and port 2 respectively. They can be set at register 142-147 and 148-153. With this feature, the CPU connected to the port 3 can receive the packets from two internet subnets which has their own MAC address. The packet will be filtered if its source address matches the MAC address of port 1 or port 2 when the register 21 and 37 bit 6 is set to 1 respectively. For example, the packet will be dropped after it completes the loop of a ring network. MII Interface Operation The Media Independent Interface (MII) is specified in Clause 22 of the IEEE 802.3u Standard. It provides a common interface between physical layer and MAC layer devices. The MII provided by the KSZ8873 MLLJ is connected to the device’s third MAC. The interface contains two distinct groups of signals: one for transmission and the other for reception. The following table describes the signals used by the MII bus. PHY-Mode Connections External MAC Controller Signals MTXEN MTXER MTXD3 MTXD2 MTXD1 MTXD0 MTXC MCOL MCRS MRXDV MRXER MRXD3 MRXD2 MRXD1 MRXD0 MRXC KSZ8873 MLLJ PHY Signals SMTXEN3 SMTXER3 SMTXD33 SMTXD32 SMTXD31 SMTXD30 SMTXC3 SCOL3 SCRS3 SMRXDV3 (not used) SMRXD33 SMRXD32 SMRXD31 SMRXD30 SMRXC3 Pin Descriptions Transmit enable Transmit error Transmit data bit 3 Transmit data bit 2 Transmit data bit 1 Transmit data bit 0 Transmit clock Collision detection Carrier sense Receive data valid Receive error Receive data bit 3 Receive data bit 2 Receive data bit 1 Receive data bit 0 Receive clock Table 3. MII Signals MAC-Mode Connections External PHY Signals MTXEN MTXER MTXD3 MTXD2 MTXD1 MTXD0 MTXC MCOL MCRS MRXDV MRXER MRXD3 MRXD2 MRXD1 MRXD0 MRXC KSZ8873 MLLJ MAC Signals SMRXDV3 (not used) SMRXD33 SMRXD32 SMRXD31 SMRXD30 SMRXC3 SCOL3 SCRS3 SMTXEN3 SMTXER3 SMTXD33 SMTXD32 SMTXD31 SMTXD30 SMTXC3 September 2011 28 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ The MII operates in either PHY mode or MAC mode. The data interface is a nibble wide and runs at ¼ the network bit rate (not encoded). Additional signals on the transmit side indicate when data is valid or when an error occurs during transmission. Similarly, the receive side has signals that convey when the data is valid and without physical layer errors. For half duplex operation, the SCOL signal indicates if a collision has occurred during transmission. The KSZ8873MLLJ does not provide the MRXER signal for PHY mode operation and the MTXER signal for MAC mode operation. Normally, MRXER indicates a receive error coming from the physical layer device and MTXER indicates a transmit error from the MAC device. Since the switch filters error frames, these MII error signals are not used by the KSZ8873MLLJ. So, for PHY mode operation, if the device interfacing with the KSZ8873MLLJ has an MRXER input pin, it needs to be tied low. And, for MAC mode operation, if the device interfacing with the KSZ8873 MLLJ has an MTXER input pin, it also needs to be tied low. The KSZ8873MLLJ provides a bypass feature in the MII PHY mode. Pin SMTXER3/MII_LINK is used for MII link status. If the host is power down, pin MII_LINK will go to high. In this case, no new ingress frames from port1 or port 2 will be sent out through port 3, and the frames for port 3 already in packet memory will be flushed out. MII Management (MIIM) Interface The KSZ8873MLLJ supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input/Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the states of the KSZ8873MLLJ. An external device with MDC/MDIO capability is used to read the PHY status or configure the PHY settings. Further detail on the MIIM interface is found in Clause 22.2.4.5 of the IEEE 802.3u Specification and refer to 802.3 section 22.3.4 for the timing. The MIIM interface consists of the following:  A physical connection that incorporates the data line (SDA_MDIO) and the clock line (SCL_MDC).  A specific protocol that operates across the aforementioned physical connection that allows an external controller to communicate with the KSZ8873MLLJ device.  Access to a set of eight 16-bit registers, consisting of six standard MIIM registers [0:5] and two custom MIIM registers [29, 31]. The MIIM Interface can operate up to a maximum clock speed of 5MHz. The following table depicts the MII Management Interface frame format. Start of Frame 01 01 Read/Write OP Code 10 01 PHY Address Bits [4:0] AAAAA AAAAA REG Address Bits [4:0] RRRRR RRRRR Preamble Read Write 32 1’s 32 1’s TA Z0 10 Data Bits [15:0] DDDDDDDD_DDDDDDDD DDDDDDDD_DDDDDDDD Idle Z Z Table 4. MII Management Interface Frame Format Serial Management Interface (SMI) The SMI is the KSZ8873MLLJ non-standard MIIM interface that provides access to all KSZ8873MLLJ configuration registers. This interface allows an external device to completely monitor and control the states of the KSZ8873MLLJ. The SMI interface consists of the following:  A physical connection that incorporates the data line (SDA_MDIO) and the clock line (SCL_MDC).  A specific protocol that operates across the aforementioned physical connection that allows an external controller to communicate with the KSZ8873MLLJ device.  Access to all KSZ8873MLLJ configuration registers. Register access includes the Global, Port and Advanced Control Registers 0-198 (0x00 – 0xC6), and indirect access to the standard MIIM registers [0:5] and custom MIIM registers [29, 31]. The following table depicts the SMI frame format. September 2011 29 M9999-091911-1.8 Micrel, Inc. PHY Address Bits [4:0] 1xRRR 0xRRR REG Address Bits [4:0] RRRRR RRRRR KSZ8873MLLJ Preamble Read Write 32 1’s 32 1’s Start of Frame 01 01 Read/Write OP Code 00 00 TA Z0 10 Data Bits [15:0] 0000_0000_DDDD_DDDD xxxx_xxxx_DDDD_DDDD Idle Z Z Table 5. Serial Management Interface (SMI) Frame Format SMI register read access is selected when OP Code is set to “00” and bit 4 of the PHY address is set to ‘1’. SMI register write access is selected when OP Code is set to “00” and bit 4 of the PHY address is set to ‘0’. PHY address bit[3] is undefined for SMI register access, and hence can be set to either ‘0’ or ‘1’ in read/write operations. To access the KSZ8873MLLJ registers 0-196 (0x00 – 0xC6), the following applies:  PHYAD[2:0] and REGAD[4:0] are concatenated to form the 8-bit address; that is, {PHYAD[2:0], REGAD[4:0]} = bits [7:0] of the 8-bit address.  TA bits [1:0] are ’Z0’ means the processor MDIO pin is changed to input Hi-Z from output mode and the followed ‘0’ is the read response from device.  TA bits [1:0] are set to ’10’ when write registers.  Registers are 8 data bits wide. For read operation, data bits [15:8] are read back as 0’s. For write operation, data bits [15:8] are not defined, and hence can be set to either ‘0’ or ‘1’. SMI register access is the same as the MIIM register access, except for the register access requirements presented in this section. September 2011 30 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Advanced Switch Functions Bypass Mode The KSZ8873MLLJ also offer a by-pass mode which enables system-level power saving. When the CPU (connected to Port 3) enters a power saving mode of power down or sleeping mode, the CPU can control the pin 27 SMTXER3/MII_LINK_3 which can be tied high so that the KSZ8873MLLJ detect this change and automatically switches to the by-pass mode in which the switch function between Port1 and Port2 is sustained. In the by-pass mode, the packets with DA to port 3 will be dropped and by pass the internal buffer memory, make the buffer memory more efficiency for the data transfer between port 1 and port 2. Specially, the power saving get more in energy detect mode with the by-pass to be used. IEEE 802.1Q VLAN Support The KSZ8873MLLJ supports 16 active VLANs out of the 4096 possible VLANs specified in the IEEE 802.1Q specification. KSZ8873MLLJ provides a 16-entries VLAN Table, which converts the 12-bits VLAN ID (VID) to the 4-bits Filter ID (FID) for address lookup. If a non-tagged or null-VID-tagged packet is received, the ingress port default VID is used for lookup. In VLAN mode, the lookup process starts with VLAN Table lookup to determine whether the VID is valid. If the VID is not valid, the packet is dropped and its address is not learned. If the VID is valid, the FID is retrieved for further lookup. The FID + Destination Address (FID+DA) are used to determine the destination port. The FID + Source Address (FID+SA) are used for address learning. DA+FID found in Dynamic MAC Table? No Yes Don’t care No Yes Don’t care DA found in Static MAC Table? No No Yes Yes Yes Yes Use FID flag? FID match? Action Broadcast to the membership ports defined in the VLAN Table bits [18:16] Send to the destination port defined in the Dynamic MAC Address Table bits [53:52] Send to the destination port(s) defined in the Static MAC Address Table bits [50:48] Broadcast to the membership ports defined in the VLAN Table bits [18:16] Send to the destination port defined in the Dynamic MAC Address Table bits [53:52] Send to the destination port(s) defined in the Static MAC Address Table bits [50:48] Don’t care Don’t care 0 1 1 1 Don’t care Don’t care Don’t care No No Yes Table 6. FID+DA Lookup in VLAN Mode FID+SA found in Dynamic MAC Table? No Yes Action Learn and add FID+SA to the Dynamic MAC Address Table Update time stamp Table 7. FID+SA Lookup in VLAN Mode Advanced VLAN features, such as “Ingress VLAN filtering” and “Discard Non PVID packets” are also supported by the KSZ8873MLLJ. These features can be set on a per port basis, and are defined in register 18, 34 and 50 for ports 1, 2 and 3, respectively. September 2011 31 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ QoS Priority Support The KSZ8873MLLJ provides Quality of Service (QoS) for applications such as VoIP and video conferencing. Offering four priority queues per port, the per-port transmit queue can be split into four priority queues: Queue 3 is the highest priority queue and Queue 0 is the lowest priority queue. Bit [0] of registers 16, 32 and 48 is used to enable split transmit queues for ports 1, 2 and 3, respectively. If a port's transmit queue is not split, high priority and low priority packets have equal priority in the transmit queue. There is an additional option to either always deliver high priority packets first or use weighted fair queuing for the four priority queues. This global option is set and explained in bit [3] of register 5. Port-Based Priority With port-based priority, each ingress port is individually classified as a high priority receiving port. All packets received at the high priority receiving port are marked as high priority and are sent to the high-priority transmit queue if the corresponding transmit queue is split. Bits [4:3] of registers 16, 32 and 48 are used to enable port-based priority for ports 1, 2 and 3, respectively. 802.1p-Based Priority For 802.1p-based priority, the KSZ8873MLLJ examines the ingress (incoming) packets to determine whether they are tagged. If tagged, the 3-bit priority field in the VLAN tag is retrieved and compared against the “priority mapping” value, as specified by the registers 12 and 13. The “priority mapping” value is programmable. The following figure illustrates how the 802.1p priority field is embedded in the 802.1Q VLAN tag. Figure 6. 802.1p Priority Field Format 802.1p-based priority is enabled by bit [5] of registers 16, 32 and 48 for ports 1, 2 and 3, respectively. The KSZ8873MLLJ provides the option to insert or remove the priority tagged frame's header at each individual egress port. This header, consisting of the 2 bytes VLAN Protocol ID (VPID) and the 2-byte Tag Control Information field (TCI), is also referred to as the IEEE 802.1Q VLAN tag. Tag Insertion is enabled by bit [2] of the port registers control 0 and the register 194 to select which source port (ingress port) PVID can be inserted on the egress port for ports 1, 2 and 3, respectively. At the egress port, untagged packets are tagged with the ingress port’s default tag. The default tags are programmed in register sets {19,20}, {35,36} and {51,52} for ports 1, 2 and 3, respectively and the source port VID has to be inserted at selected egress ports by bit[5:0] of register 194. The KSZ8873MLLJ will not add tags to already tagged packets. Tag Removal is enabled by bit [1] of registers 16, 32 and 48 for ports 1, 2 and 3, respectively. At the egress port, tagged packets will have their 802.1Q VLAN Tags removed. The KSZ8873MLLJ will not modify untagged packets. The CRC is recalculated for both tag insertion and tag removal. 802.1p Priority Field Re-mapping is a QoS feature that allows the KSZ8873MLLJ to set the “User Priority Ceiling” at any ingress port. If the ingress packet’s priority field has a higher priority value than the default tag’s priority field of the ingress port, the packet’s priority field is replaced with the default tag’s priority field. September 2011 32 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ DiffServ-Based Priority DiffServ-based priority uses the ToS registers (registers 96 to 111) in the Advanced Control Registers section. The ToS priority control registers implement a fully decoded, 64-bit Differentiated Services Code Point (DSCP) register to determine packet priority from the 6-bit ToS field in the IP header. When the most significant 6 bits of the ToS field are fully decoded, the resultant of the 64 possibilities is compared with the corresponding bits in the DSCP register to determine priority. Spanning Tree Support To support spanning tree, port 3 is designated as the processor port. The other ports (port 1 and port 2) can be configured in one of the five spanning tree states via “transmit enable”, “receive enable” and “learning disable” register settings in registers 18 and 34 for ports 1 and 2, respectively. The following table shows the port setting and software actions taken for each of the five spanning tree states. Disable State Port Setting Software Action The processor should not send any packets to the port. The switch may still send specific packets to the processor (packets that match some entries in the “static MAC table” with “overriding bit” set) and the processor should discard those packets. Address learning is disabled on the port in this state. Software Action The processor should not send any packets to the port(s) in this state. The processor should program the “Static MAC table” with the entries that it needs to receive (for example, BPDU packets). The “overriding” bit should also be set so that the switch will forward those specific packets to the processor. Address learning is disabled on the port in this state. Software Action The processor should program the “Static MAC table” with the entries that it needs to receive (for example, BPDU packets). The “overriding” bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state. See “Tail Tagging Mode” for details. Address learning is disabled on the port in this state. Software Action The processor should program the “Static MAC table” with the entries that it needs to receive (for example, BPDU packets). The “overriding” bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state. See “Tail Tagging Mode” for details. Address learning is enabled on the port in this state. Software Action The processor programs the “Static MAC table” with the entries that it needs to receive (for example, BPDU packets). The “overriding” bit is set so that the switch forwards those specific packets to the processor. The processor can send packets to the port(s) in this state. See “Tail Tagging Mode” for details. Address learning is enabled on the port in this state. Table 8. Spanning Tree States The port should not forward or receive any packets. Learning is disabled. “transmit enable = 0, receive enable = 0, learning disable =1” Port Setting Blocking State Only packets to the processor are forwarded. Learning is disabled. “transmit enable = 0, receive enable = 0, learning disable =1” Port Setting Listening State Only packets to and from the processor are forwarded. Learning is disabled. “transmit enable = 0, receive enable = 0, learning disable =1” Port Setting Learning State Only packets to and from the processor are forwarded. Learning is enabled. “transmit enable = 0, receive enable = 0, learning disable = 0” Port Setting “transmit enable = 1, receive enable = 1, learning disable = 0” Forwarding State Packets are forwarded and received normally. Learning is enabled. September 2011 33 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Rapid Spanning Tree Support There are three operational states of the Discarding, Learning, and Forwarding assigned to each port for RSTP: Discarding ports do not participate in the active topology and do not learn MAC addresses. Discarding state: the state includs three states of the disable, blocking and listening of STP. Port setting: "transmit enable = 0, receive enable = 0, learning disable = 1." Software action: the processor should not send any packets to the port. The switch may still send specific packets to the processor (packets that match some entries in the static table with “overriding bit” set) and the processor should discard those packets. When disable the port’s learning capability (learning disable=’1’), set the register 2 bit 5 and bit 4 will flush rapidly the port related entries in the dynamic MAC table and static MAC table. Note: processor is connected to port 3 via MII interface. Address learning is disabled on the port in this state. Ports in Learning states learn MAC addresses, but do not forward user traffic. Learning state: only packets to and from the processor are forwarded. Learning is enabled. Port setting: “transmit enable = 0, receive enable = 0, learning disable = 0.” Software action: The processor should program the static MAC table with the entries that it needs to receive (e.g., BPDU packets). The “overriding” bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state, see “Tail Tagging Mode” section for details. Address learning is enabled on the port in this state. Ports in Forwarding states fully participate in both data forwarding and MAC learning. Forwarding state: packets are forwarded and received normally. Learning is enabled. Port setting: “transmit enable = 1, receive enable = 1, learning disable = 0.” Software action: The processor should program the static MAC table with the entries that it needs to receive (e.g., BPDU packets). The “overriding” bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state, see “Tail Tagging Mode” section for details. Address learning is enabled on the port in this state. RSTP uses only one type of BPDU called RSTP BPDUs. They are similar to STP Configuration BPDUs with the exception of a type field set to “version 2” for RSTP and “version 0” for STP, and a flag field carrying additional information. Tail Tagging Mode The Tail Tag is only seen and used by the port 3 interface, which should be connected to a processor. It is an effective way to retrieve the ingress port information for spanning tree protocol IGMP snooping and other applications. The Bit 1 and bit 0 in the one byte tail tagging is used to indicate the source/destination port in port 3. Bit 3 and bit 2 are used for the priority setting of the ingress frame in port 3. Other bits are not used. The Tail Tag feature is enable by setting register 3 bit 6. Figure 7. Tail Tag Frame Format September 2011 34 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Ingress to Port 3 (Host -> KSZ8873MLLJ) Bit [1,0] 0,0 0,1 1,0 1,1 Bit [3,2] 0,0 0,1 1,0 1,1 Egress from Port 3 (KSZ8873MLLJ->Host) Bit [0] 0 1 Source Port Port 1 Port 2 Figure 8. Tail Tag Rules Destination Port Normal (Address Look up) Port 1 Port 2 Port 1 and 2 Frame Priority Priority 0 Priority 1 Priority 2 Priority 3 IGMP Support For Internet Group Management Protocol (IGMP) support in layer 2, the KSZ8873MLLJ provides two components: IGMP Snooping The KSZ8873MLLJ traps IGMP packets and forwards them only to the processor (port 3). The IGMP packets are identified as IP packets (either Ethernet IP packets, or IEEE 802.3 SNAP IP packets) with IP version = 0x4 and protocol version number = 0x2. IGMP Send Back to the Subscribed Port Once the host responds the received IGMP packet, the host should knows the original IGMP ingress port and send back the IGMP packet to this port only, otherwise this IGMP packet will be broadcasted to all port to downgrade the performance. Enable the tail tag mode, the host will know the IGMP packet received port from tail tag bits [0] and can send back the response IGMP packet to this subscribed port by setting the bits [1,0] in the tail tag. Enable “Tail tag mode” by setting Register 3 bit 6. The tail tag will be removed automatically when the IGMP packet is sent out from the subscribed port. Port Mirroring Support KSZ8873MLLJ supports “Port Mirroring” comprehensively as: “receive only” mirror on a port All the packets received on the port are mirrored on the sniffer port. For example, port 1 is programmed to be “receive sniff” and port 3 is programmed to be the “sniffer port”. A packet received on port 1 is destined to port 2 after the internal lookup. The KSZ8873MLLJ forwards the packet to both port 2 and port 3. The KSZ8873MLLJ can optionally even forward “bad” received packets to the “sniffer port”. “transmit only” mirror on a port All the packets transmitted on the port are mirrored on the sniffer port. For example, port 1 is programmed to be “transmit sniff” and port 3 is programmed to be the “sniffer port”. A packet received on port 2 is destined to port 1 after the internal lookup. The KSZ8873MLLJ forwards the packet to both port 1 and port 3. “receive and transmit” mirror on two ports September 2011 35 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ All the packets received on port A and transmitted on port B are mirrored on the sniffer port. To turn on the “AND” feature, set register 5 bit [0] to ‘1’. For example, port 1 is programmed to be “receive sniff”, port 2 is programmed to be “transmit sniff”, and port 3 is programmed to be the “sniffer port”. A packet received on port 1 is destined to port 2 after the internal lookup. The KSZ8873MLLJ forwards the packet to both port 2 and port 3. Multiple ports can be selected as “receive sniff” or “transmit sniff”. In addition, any port can be selected as the “sniffer port”. All these per port features can be selected through registers 17, 33 and 49 for ports 1, 2 and 3, respectively. Rate Limiting Support The KSZ8873MLLJ provides a fine resolution hardware rate limiting from 64Kbps to 99Mbps. The rate step is 64Kbps when the rate range is from 64Kbps to 960Kbps and 1Mbps for 1Mbps to 100Mbps(100BT) or to 10Mbps(10BT) (refer to Data Rate Limit Table). The rate limit is independently on the “receive side” and on the “transmit side” on a per port basis. For 10BASE-T, a rate setting above 10 Mbps means the rate is not limited. On the receive side, the data receive rate for each priority at each port can be limited by setting up Ingress Rate Control Registers. On the transmit side, the data transmit rate for each priority queue at each port can be limited by setting up Egress Rate Control Registers. The size of each frame has options to include minimum IFG (Inter Frame Gap) or Preamble byte, in addition to the data field (from packet DA to FCS). For ingress rate limiting, KSZ8873MLLJ provides options to selectively choose frames from all types, multicast, broadcast, and flooded unicast frames. The KSZ8873MLLJ counts the data rate from those selected type of frames. Packets are dropped at the ingress port when the data rate exceeds the specified rate limit. For egress rate limiting, the Leaky Bucket algorithm is applied to each output priority queue for shaping output traffic. Inter frame gap is stretched on a per frame base to generate smooth, non-burst egress traffic. The throughput of each output priority queue is limited by the egress rate specified. If any egress queue receives more traffic than the specified egress rate throughput, packets may be accumulated in the output queue and packet memory. After the memory of the queue or the port is used up, packet dropping or flow control will be triggered. As a result of congestion, the actual egress rate may be dominated by flow control/dropping at the ingress end, and may be therefore slightly less than the specified egress rate. To reduce congestion, it is a good practice to make sure the egress bandwidth exceeds the ingress bandwidth. Unicast MAC Address Filtering The unicast MAC address filtering function works in conjunction with the static MAC address table. First, the static MAC address table is used to assign a dedicated MAC address to a specific port. If a unicast MAC address is not recorded in the static table, it is also not learned in the dynamic MAC table. The KSZ8873MLLJ is then configured with the option to either filter or forward unicast packets for an unknown MAC address. This option is enabled and configured in register 14. This function is useful in preventing the broadcast of unicast packets that could degrade the quality of the port in applications such as voice over Internet Protocol (VoIP). Configuration Interface The KSZ8873MLLJ can operate as both a managed switch and an unmanaged switch. In unmanaged mode, the KSZ8873MLLJ is typically programmed using an EEPROM. If no EEPROM is present, the KSZ8873MLLJ is configured using its default register settings. Some default settings are configured via strap-in pin options. The strap-in pins are indicated in the “Pin Description and I/O Assignment” table. I2C Master Serial Bus Configuration With an additional I2C (“2-wire”) EEPROM, the KSZ8873MLLJ can perform more advanced switch features like “broadcast storm protection” and “rate control” without the need of an external processor. For KSZ8873MLLJ I2C Master configuration, the EEPROM stores the configuration data for register 0 to register 120 (as defined in the KSZ8873MLLJ register map) with the exception of the “Read Only” status registers. After the de-assertion of reset, the KSZ8873MLLJ sequentially reads in the configuration data for all control registers, starting from register 0. September 2011 36 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Figure 9. EEPROM Configuration Timing Diagram The following is a sample procedure for programming the KSZ8873MLLJ with a pre-configured EEPROM: 1. Connect the KSZ8873MLLJ to the EEPROM by joining the SCL and SDA signals of the respective devices. 2. Enable I2C master mode by setting the KSZ8873MLLJ strap-in pins, P2LED[1:0] to “00”. 3. Check to ensure that the KSZ8873MLLJ reset signal input, RSTN, is properly connected to the external reset source at the board level. 4. Program the desired configuration data into the EEPROM. 5. Place the EEPROM on the board and power up the board. 6. Assert an active-low reset to the RSTN pin of the KSZ8873MLLJ. After reset is de-asserted, the KSZ8873MLLJ begins reading the configuration data from the EEPROM. The KSZ8873MLLJ checks that the first byte read from the EEPROM is “88”. If this value is correct, EEPROM configuration continues. If not, EEPROM configuration access is denied and all other data sent from the EEPROM is ignored by the KSZ8873MLLJ. Note: For proper operation, check to ensure that the KSZ8873MLLJ PWRDN input signal is not asserted during the reset operation. The PWRDN input is active low. I2C Slave Serial Bus Configuration In managed mode, the KSZ8873MLLJ can be configured as an I2C slave device. In this mode, an I2C master device (external controller/CPU) has complete programming access to the KSZ8873MLLJ’s 198 registers. Programming access includes the Global Registers, Port Registers, Advanced Control Registers and indirect access to the “Static MAC Table”, “VLAN Table”, “Dynamic MAC Table,” and “MIB Counters.” The tables and counters are indirectly accessed via registers 121 to 131. In I2C slave mode, the KSZ8873MLLJ operates like other I2C slave devices. Addressing the KSZ8873MLLJ’s 8-bit registers is similar to addressing Atmel’s AT24C02 EEPROM’s memory locations. Details of I2C read/write operations and related timing information can be found in the AT24C02 Datasheet. Two fixed 8-bit device addresses are used to address the KSZ8873MLLJ in I2C slave mode. One is for read; the other is for write. The addresses are as follow: 1011_1111 1011_1110 The following is a sample procedure for programming the KSZ8873MLLJ using the I2C slave serial bus: 1. Enable I2C slave mode by setting the KSZ8873MLLJ strap-in pins P2LED[1:0] to “01”. 2. Power up the board and assert reset to the KSZ8873MLLJ. Configure the desired register settings in the KSZ8873MLLJ, using the I2C write operation. 3. Read back and verify the register settings in the KSZ8873MLLJ, using the I2C read operation. Some of the configuration settings, such as “Aging enable”, “Auto Negotiation Enable”, “Force Speed” and “Power down” can be programmed after the switch has been started. September 2011 37 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ SPI Slave Serial Bus Configuration In managed mode, the KSZ8873MLLJ can be configured as a SPI slave device. In this mode, a SPI master device (external controller/CPU) has complete programming access to the KSZ8873MLLJ’s 198 registers. Programming access includes the Global Registers, Port Registers, Advanced Control Registers and indirect access to the “Static MAC Table”, “VLAN Table”, “Dynamic MAC Table” and “MIB Counters”. The tables and counters are indirectly accessed via registers 121 to 131. The KSZ8873MLLJ supports two standard SPI commands: ‘0000_0011’ for data read and ‘0000_0010’ for data write. SPI multiple read and multiple write are also supported by the KSZ8873MLLJ to expedite register read back and register configuration, respectively. SPI multiple read is initiated when the master device continues to drive the KSZ8873MLLJ SPISN input pin (SPI Slave Select signal) low after a byte (a register) is read. The KSZ8873MLLJ internal address counter increments automatically to the next byte (next register) after the read. The next byte at the next register address is shifted out onto the KSZ8873MLLJ SPIQ output pin. SPI multiple read continues until the SPI master device terminates it by de-asserting the SPISN signal to the KSZ8873MLLJ. Similarly, SPI multiple write is initiated when the master device continues to drive the KSZ8873MLLJ SPISN input pin low after a byte (a register) is written. The KSZ8873MLLJ internal address counter increments automatically to the next byte (next register) after the write. The next byte that is sent from the master device to the KSZ8873MLLJ SDA input pin is written to the next register address. SPI multiple write continues until the SPI master device terminates it by de-asserting the SPISN signal to the KSZ8873MLLJ. For both SPI multiple read and multiple write, the KSZ8873MLLJ internal address counter wraps back to register address zero once the highest register address is reached. This feature allows all 198 KSZ8873MLLJ registers to be read, or written with a single SPI command from any initial register address. The KSZ8873MLLJ is capable of supporting a SPI bus. The following is a sample procedure for programming the KSZ8873MLLJ using the SPI bus: 1. At the board level, connect the KSZ8873MLLJ pins as follows: KSZ8873MLLJ Pin # 40 42 43 39 KSZ8873MLLJ Signal Name SPISN SCL (SPIC) SDA (SPID) SPIQ Table 9. SPI Connections External Processor Signal Description SPI Slave Select SPI Clock SPI Data (Master output; Slave input) SPI Data (Master input; Slave output) 2. 3. 4. 5. Enable SPI slave mode by setting the KSZ8873MLLJ strap-in pins P2LED[1:0] to “10”. Power up the board and assert reset to the KSZ8873MLLJ. Configure the desired register settings in the KSZ8873MLLJ, using the SPI write or multiple write command. Read back and verify the register settings in the KSZ8873MLLJ, using the SPI read or multiple read command. Some of the configuration settings, such as “Aging enable”, “Auto Negotiation Enable”, “Force Speed” and “Power down” can be programmed after the switch has been started. The following four figures illustrate the SPI data cycles for “Write”, “Read”, “Multiple Write” and “Multiple Read”. The read data is registered out of SPIQ on the falling edge of SPIC, and the data input on SPID is registered on the rising edge of SPIC. September 2011 38 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Figure 10. SPI Write Data Cycle Figure 11. SPI Read Data Cycle Figure 12. SPI Multiple Write September 2011 39 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Figure 13. SPI Multiple Read September 2011 40 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Loopback Support The KSZ8873MLLJ provides loopback support for remote diagnostic of failure. In loopback mode, the speed at both PHY ports needs to be set to 100BASE-TX. Two types of loopback are supported: Far-end Loopback and Near-end (Remote) Loopback. Far-end Loopback Far-end loopback is conducted between the KSZ8873MLLJ’s two PHY ports. The loopback is limited to few package a time for diagnosis purpose and can not support large traffic. The loopback path starts at the “Originating.” PHY port’s receive inputs (RXP/RXM), wraps around at the “loopback” PHY port’s PMD/PMA, and ends at the “Originating” PHY port’s transmit outputs (TXP/TXM). Bit [0] of registers 29 and 45 is used to enable far-end loopback for ports 1 and 2, respectively. Alternatively, the MII Management register 0, bit [14] can be used to enable far-end loopback. The far-end loopback path is illustrated in the following figure. Figure 14. Far-End Loopback Path September 2011 41 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Near-end (Remote) Loopback Near-end (Remote) loopback is conducted at either PHY port 1 or PHY port 2.of the KSZ8873MLLJ. The loopback path starts at the PHY port’s receive inputs (RXPx/RXMx), wraps around at the same PHY port’s PMD/PMA, and ends at the PHY port’s transmit outputs (TXPx/TXMx). Bit [1] of registers 26 and 42 is used to enable near-end loopback for ports 1 and 2, respectively. Alternatively, the MII Management register 31, bit [1] can be used to enable near-end loopback. The near-end loopback paths are illustrated in the following figure. Figure 15. Near-end (Remote) Loopback Path September 2011 42 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ MII Management (MIIM) Registers The MIIM interface is used to access the MII PHY registers defined in this section. The SPI, I2C, and SMI interfaces can also be used to access some of these registers. The latter three interfaces use a different mapping mechanism than the MIIM interface. The “PHYADs” by defaults are assigned “0x1” for PHY1 (port 1) and “0x2” for PHY2 (port 2). Additionally, these “PHYADs” can be programmed to the PHY addresses specified in bits[7:3] of Register 15 (0x0F): Global Control 13. The “REGAD” supported are 0x0-0x5, 0x1D and 0x1F. Register Number PHYAD = 0x1, REGAD = 0x0 PHYAD = 0x1, REGAD = 0x1 PHYAD = 0x1, REGAD = 0x2 PHYAD = 0x1, REGAD = 0x3 PHYAD = 0x1, REGAD = 0x4 PHYAD = 0x1, REGAD = 0x5 PHYAD = 0x1, 0x6 – 0x1C PHYAD = 0x1, 0x1D PHYAD = 0x1, 0x1E PHYAD = 0x1, 0x1F PHYAD = 0x2, REGAD = 0x0 PHYAD = 0x2, REGAD = 0x1 PHYAD = 0x2, REGAD = 0x2 PHYAD = 0x2, REGAD = 0x3 PHYAD = 0x2, REGAD = 0x4 PHYAD = 0x2, REGAD = 0x5 PHYAD = 0x2, 0x6 – 0x1C PHYAD = 0x2, 0x1D PHYAD = 0x2, 0x1E PHYAD = 0x2, 0x1F Description PHY1 Basic Control Register PHY1 Basic Status Register PHY1 Physical Identifier I PHY1 Physical Identifier II PHY1 Auto-Negotiation Advertisement Register PHY1 Auto-Negotiation Link Partner Ability Register PHY1 Not supported PHY1 Not supported PHY1 Not supported PHY1 Special Control/Status PHY2 Basic Control Register PHY2 Basic Status Register PHY2 Physical Identifier I PHY2 Physical Identifier II PHY2 Auto-Negotiation Advertisement Register PHY2 Auto-Negotiation Link Partner Ability Register PHY2 Not supported PHY2 LinkMD Control/Status PHY2 Not supported PHY2 Special Control/Status September 2011 43 M9999-091911-1.8 Micrel, Inc. PHY1 Register 0 (PHYAD = 0x1, REGAD = 0x0): MII Basic Control PHY2 Register 0 (PHYAD = 0x2, REGAD = 0x0): MII Basic Control Bit 15 Name Soft reset R/W RO Description NOT SUPPORTED =1, Perform loopback, as indicated: Port 1 Loopback (reg. 29, bit 0 = ‘1’) Start: RXP2/RXM2 (port 2) Loopback: PMD/PMA of port 1’s PHY 14 Loopback R/W End: TXP2/TXM2 (port 2) Port 2 Loopback (reg. 45, bit 0 = ‘1’) Start: RXP1/RXM1 (port 1) Loopback: PMD/PMA of port 2’s PHY End: TXP1/TXM1 (port 1) =0, Normal operation 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Force 100 AN enable Power down Isolate Restart AN Force full duplex Collision test Reserved Hp_mdix Force MDI Disable MDIX Disable far-end fault Disable transmit Disable LED R/W R/W R/W RO R/W R/W RO RO R/W R/W R/W R/W R/W R/W =1, HP Auto MDI/MDI-X mode =0, Micrel Auto MDI/MDI-X mode =1, Force MDI (transmit on RXP / RXM pins) =0, Normal operation (transmit on TXP / TXM pins) =1, Disable auto MDI-X =0, Enable auto MDI-X =1, Disable far-end fault detection =0, Normal operation =1, Disable transmit =0, Normal operation =1, Disable LED =0, Normal operation =1, 100 Mbps =0, 10 Mbps =1, Auto-negotiation enabled =0, Auto-negotiation disabled =1, Power down =0, Normal operation NOT SUPPORTED =1, Restart auto-negotiation =0, Normal operation =1, Full duplex =0, Half duplex NOT SUPPORTED 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 Default 0 Reference KSZ8873MLLJ Reg. 29, bit 0 Reg. 45, bit 0 Reg. 28, bit 6 Reg. 44, bit 6 Reg. 28, bit 7 Reg. 44, bit 7 Reg. 29, bit 3 Reg. 45, bit 3 Reg. 29, bit 5 Reg. 45, bit 5 Reg. 28, bit 5 Reg. 44, bit 5 Reg. 31, bit 7 Reg. 47, bit 7 Reg. 29, bit 1 Reg. 45, bit 1 Reg. 29, bit 2 Reg. 45, bit 2 Reg. 29, bit 4 Reg. 29, bit 6 Reg. 45, bit 6 Reg. 29, bit 7 Reg. 45, bit 7 September 2011 44 M9999-091911-1.8 Micrel, Inc. PHY1 Register 1 (PHYAD = 0x1, REGAD = 0x1): MII Basic Status PHY2 Register 1 (PHYAD = 0x2, REGAD = 0x1): MII Basic Status Bit 15 14 13 12 11 10-7 6 5 4 3 2 1 0 Name T4 capable 100 Full capable 100 Half capable 10 Full capable 10 Half capable Reserved Preamble suppressed AN complete Far-end fault AN capable Link status Jabber test Extended capable R/W RO RO RO RO RO RO RO RO RO RO RO RO RO NOT SUPPORTED =1, Auto-negotiation complete =0, Auto-negotiation not completed =1, Far-end fault detected =0, No far-end fault detected =1, Auto-negotiation capable =0, Not auto-negotiation capable =1, Link is up =0, Link is down NOT SUPPORTED =0, Not extended register capable Description =0, Not 100 BASE-T4 capable =1, 100BASE-TX full duplex capable =0, Not capable of 100BASE-TX full duplex =1, 100BASE-TX half duplex capable =0, Not 100BASE-TX half duplex capable =1, 10BASE-T full duplex capable =0, Not 10BASE-T full duplex capable =1, 10BASE-T half duplex capable =0, Not 10BASE-T half duplex capable Default 0 1 1 1 1 0000 0 0 0 1 0 0 0 Reg. 30, bit 6 Reg. 46, bit 6 Reg. 31, bit 0 Reg. 28, bit 7 Reg. 44, bit 7 Reg. 30, bit 5 Reg. 46, bit 5 Always 1 Always 1 Always 1 Always 1 Reference KSZ8873MLLJ PHY1 Register 2 (PHYAD = 0x1, REGAD = 0x2): PHYID High PHY2 Register 2 (PHYAD = 0x2, REGAD = 0x2): PHYID High Bit 15-0 Name PHYID high R/W RO Description High order PHYID bits Default 0x0022 PHY1 Register 3 (PHYAD = 0x1, REGAD = 0x3): PHYID Low PHY2 Register 3 (PHYAD = 0x2, REGAD = 0x3): PHYID Low Bit 15-0 Name PHYID low R/W RO Description Low order PHYID bits Default 0x1430 September 2011 45 M9999-091911-1.8 Micrel, Inc. PHY1 Register 4 (PHYAD = 0x1, REGAD = 0x4): Auto-Negotiation Advertisement Ability PHY2 Register 4 (PHYAD = 0x2, REGAD = 0x4): Auto-Negotiation Advertisement Ability Bit 15 14 13 12-11 10 9 8 7 6 5 4-0 Name Next page Reserved Remote fault Reserved Pause Reserved Adv 100 Full Adv 100 Half Adv 10 Full Adv 10 Half Selector field R/W RO RO RO RO R/W R/W R/W R/W R/W R/W RO =1, Advertise 100 full duplex ability =0, Do not advertise 100 full duplex ability =1, Advertise 100 half duplex ability =0, Do not advertise 100 half duplex ability =1, Advertise 10 full duplex ability =0, Do not advertise 10 full duplex ability =1, Advertise 10 half duplex ability =0, Do not advertise 10 half duplex ability 802.3 =1, Advertise pause ability =0, Do not advertise pause ability NOT SUPPORTED Description NOT SUPPORTED Default 0 0 0 00 1 0 1 1 1 1 00001 Reg. 28, bit 3 Reg. 44, bit 3 Reg. 28, bit 2 Reg. 44, bit 2 Reg. 28, bit 1 Reg. 44, bit 1 Reg. 28, bit 0 Reg. 44, bit 0 Reg. 28, bit 4 Reg. 44, bit 4 Reference KSZ8873MLLJ PHY1 Register 5 (PHYAD = 0x1, REGAD = 0x5): Auto-Negotiation Link Partner Ability PHY2 Register 5 (PHYAD = 0x2, REGAD = 0x5): Auto-Negotiation Link Partner Ability Bit 15 14 13 12-11 10 9 8 7 6 5 4-0 Name Next page LP ACK Remote fault Reserved Pause Reserved Adv 100 Full Adv 100 Half Adv 10 Full Adv 10 Half Reserved R/W RO RO RO RO RO RO RO RO RO RO RO Link partner 100 full capability Link partner 100 half capability Link partner 10 full capability Link partner 10 half capability Link partner pause capability Description NOT SUPPORTED NOT SUPPORTED NOT SUPPORTED Default 0 0 0 00 0 0 0 0 0 0 00000 Reg. 30, bit 3 Reg. 46, bit 3 Reg. 30, bit 2 Reg. 46, bit 2 Reg. 30, bit 1 Reg. 46, bit 1 Reg. 30, bit 0 Reg. 46, bit 0 Reg. 30, bit 4 Reg. 46, bit 4 Reference September 2011 46 M9999-091911-1.8 Micrel, Inc. PHY1 Register 29 (PHYAD = 0x1, REGAD = 0x1D): Not supported PHY2 Register 29 (PHYAD = 0x2, REGAD = 0x1D): LinkMD Control/Status Bit Name R/W Description =1, Enable cable diagnostic. After VCT test has completed, this bit will be selfcleared. =0, Indicate cable diagnostic test (if enabled) has completed and the status information is valid for read. =00, Normal condition 14-13 Vct_result RO =01, Open condition detected in cable =10, Short condition detected in cable =11, Cable diagnostic test has failed 12 11-9 8-0 Vct 10M Short Reserved Vct_fault_count RO RO RO =1, Less than 10 meter short Reserved Distance to the fault. It’s approximately 0.4m*vct_fault_count[8:0] {0, (0x00)} 0 000 {(Reg. 42, bit 0), Reg. 42, bit 7 00 Reg 42, bit[6:5] Default Reference KSZ8873MLLJ 15 Vct_enable R/W (SC) 0 Reg. 42, bit 4 (Reg. 43, bit[7:0])} PHY1 Register 31 (PHYAD = 0x1, REGAD = 0x1F): PHY Special Control/Status PHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Bit 15-6 Name Reserved R/W RO Description Reserved =1, Polarity is reversed =0, Polarity is not reversed =1, MDI-X =0, MDI =1, Force link pass =0, Normal Operation =0, Enable power saving =1, Disable power saving =1, Perform Remote loopback, as follows: Port 1 (reg. 26, bit 1 = ‘1’) Start: RXP1/RXM1 (port 1) Loopback: PMD/PMA of port 1’s PHY End: TXP1/TXM1 (port 1) Port 2 (reg. 42, bit 1 = ‘1’) Start: RXP2/RXM2 (port 2) Loopback: PMD/PMA of port 2’s PHY End: TXP2/TXM2 (port 2) Default {(0x00),00} Reference Reg. 31, bit 5 5 Polrvs RO 0 Reg. 47, bit 5 Note: This bit is only valid for 10BT Reg. 30, bit 7 Reg. 46, bit 7 Reg. 26, bit 3 Reg. 42, bit 3 Reg. 26, bit 2 Reg. 42, bit 2 4 3 2 MDI-X status Force_lnk Pwrsave RO R/W R/W 0 0 1 1 Remote Loopback R/W 0 Reg. 26, bit 1 Reg. 42, bit 1 =0, Normal Operation 0 Reserved R/W Reserved Do not change the default value. 0 September 2011 47 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Memory Map (8-bit Registers) Global Registers Register (Decimal) 0-1 2-15 Register (Hex) 0x00-0x01 0x02-0x0F Description Chip ID Registers Global Control Registers Port Registers Register (Decimal) 16-29 30-31 32-45 46-47 48-57 58-62 63 64-95 Register (Hex) 0x10-0x1D 0x1E-0x1F 0x20-0x2D 0x2E-0x2F 0x30-0x39 0x3A-0x3E 0x3F 0x40-0x5F Description Port 1 Control Registers, including MII PHY Registers Port 1 Status Registers, including MII PHY Registers Port 2 Control Registers, including MII PHY Registers Port 2 Status Registers, including MII PHY Registers Port 3 Control Registers Reserved Port 3 Status Register Reserved Advanced Control Registers Register (Decimal) 96-111 112-117 118-120 121-122 123-131 142-153 154-165 166 167-170 171-174 175-186 187-188 189 192 194 195 196 198 Register (Hex) 0x60-0x6F 0x70-0x75 0x76-0x78 0x79-0x7A 0x7B-0x83 0x8E-0x99 0x9A-0xA5 0xA6 0xA7-0xAA 0xAB-0xAE 0xAF-0xBA 0xBB-0xBC 0xBD 0xC0 0xC2 0xC3 0xC4 0xC6 Description TOS Priority Control Registers Switch Engine’s MAC Address Registers User Defined Registers Indirect Access Control Registers Indirect Data Registers Station Address Egress data rate limit Device mode indicator High Priority Packet Buffer Reserved PM Usage Flow Control Select Mode TXQ Split Link Change Interrupt register Force Pause Off Iteration Limit Enable Fiber Signal Threshold Insert SRC PVID Power Management and LED Mode Sleep Mode Forward Invalid VID Frame and Host Mode September 2011 48 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Register Description Global Registers (Registers 0 – 15) Register 0 (0x00): Chip ID0 Bit 7-0 Name Family ID R/W RO Description Chip family Default 0x88 Register 1 (0x01): Chip ID1 / Start Switch Bit 7-4 3-1 0 Name Chip ID Revision ID Start Switch R/W RO RO RW Description 0x3 is assigned to M series. (73M) Revision ID =1, start the switch (default) 0=, stop the switch Default 0x3 1 Register 2 (0x02): Global Control 0 Bit 7 6 5 4 3 2 1 0 Name New Back-off Enable Rserved Flush Dynamic MAC Table Flush Static MAC Table Pass Flow Control Packet Reserved Reserved Rserved R/W R/W RO R/W R/W R/W RO RO RO Description New back-off algorithm designed for UNH =1, Enable =0, Disable Rserved =1, Enable flush dynamic MAC table for spanning tree application =0, Disable =1, Enable flush static MAC table for spanning tree application =0, Disable =1, Switch will pass 802.1x “flow control” Reserved Do not change the default value. Reserved Do not change the default value. Reserved packets =0, Switch will drop 802.1x “flow control” packets 0 0 0 0 0 0 0 0 Default September 2011 49 M9999-091911-1.8 Micrel, Inc. Register 3 (0x03): Global Control 1 Bit 7 6 Name Pass All Frames Port 3 Tail Tag Mode Enable IEEE 802.3x Transmit Direction Flow Control Enable IEEE 802.3x Receive Direction Flow Control Enable Frame Length Field Check R/W R/W R/W Description =1, Switch all packets including bad ones. Used solely for debugging purposes. Works in conjunction with sniffer mode only. =1, Enable port 3 tail tag mode. =0, Disable. =1, Will enable transmit direction flow control feature. R/W =0, Will not enable transmit direction flow control feature. Switch will not generate any flow control (PAUSE) frame. =1, Will enable receive direction flow control feature. R/W =0, Will not enable receive direction flow control feature. Switch will not react to any flow control (PAUSE) frame it receives. =1, Will check frame length field in the IEEE packets. If the actual length does not match, the packet will be dropped (for Length/Type field < 1500). =0, Not check 2 1 0 Aging Enable Fast Age Enable Aggressive Back-off Enable R/W R/W R/W =1, Enable age function in the chip =0, Disable age function in the chip =1, Turn on fast age (800us) =1, Enable more aggressive back off algorithm in half duplex mode to enhance performance. This is not an IEEE standard. 1 0 0 1 1 KSZ8873MLLJ Default 0 0 5 4 3 R/W 0 Register 4 (0x04): Global Control 2 Bit Name Unicast Port-VLAN Mismatch Discard Multicast Storm Protection Disable Back Pressure Mode R/W Description This feature is used with port-VLAN (described in reg. 17, reg. 33, …) R/W =1, All packets can not cross VLAN boundary =0, Unicast packets (excluding unkown/multicast/ broadcast) can cross VLAN boundary Note: Port mirroring is not supported if this bit is set to “0”. 6 R/W =1, “Broadcast Storm Protection” does not include multicast packets. Only DA = FF-FF-FF-FF-FF-FF packets will be regulated. =0, “Broadcast Storm Protection” includes FF-FF-FF and DA[40] = 1 packets. =1, Carrier sense based backpressure is selected =0, Collision based backpressure is selected =1, Fair mode is selected. In this mode, if a flow control port and a non-flow control port talk to the same destination port, packets from the non-flow control port may be dropped. This is to prevent the flow control port from being flow controlled for an extended period of time. =0, In this mode, if a flow control port and a non-flow control port talk to the same destination port, the flow control port will be flow controlled. This may not be “fair” to the flow control port. R/W =1, The switch will not drop packets when 16 or more collisions occur. =0, The switch will drop packets when 16 or more collisions occur. 0 DA = FF-FF-FF1 1 Default 7 5 R/W 1 4 Flow Control and Back Pressure Fair Mode R/W 1 3 No Excessive Collision Drop September 2011 50 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Bit 2 Name Huge Packet Support Legal Maximum Packet Size Check Enable Reserved R/W R/W Description =1, Will accept packet sizes up to 1916 bytes (inclusive). This bit setting will override setting from bit 1 of this register. =0, The max packet size will be determined by bit 1 of this register. =0, Will accept packet sizes up to 1536 bytes (inclusive). Default 0 1 R/W =1, 1522 bytes for tagged packets, 1518 bytes for untagged packets. Any packets larger than the specified value will be dropped. Reserved Do not change the default value. 0 0 R/W 0 Register 5 (0x05): Global Control 3 Bit 7 Name 802.1Q VLAN Enable IGMP Snoop Enable on Switch MII Interface Reserved Reserved R/W R/W Description =1, 802.1Q VLAN mode is turned on. VLAN table needs to set up before the operation. =0, 802.1Q VLAN is disabled. R/W =1, IGMP snoop is enabled. All IGMP packets will be forwarded to the Switch MII port. =0, IGMP snoop is disabled. RO RO Reserved Do not change the default values. Reserved Do not change the default values. =0, Priority method set by the registers 175-186 bit [7]=0 for port 1, port 2 and port 3. 3 Weighted Fair Queue Enable R/W =1, Weighted Fair Queueing enabled. When all four queues have packets waiting to transmit, the bandwidth allocation is q3:q2:q1:q0 = 8:4:2:1. If any queues are empty, the highest non-empty queue gets one more weighting. For example, if q2 is empty, q3:q2:q1:q0 becomes (8+1):0:2:1. Reserved Do not change the default values. Reserved Do not change the default values. =1, Will do RX AND TX sniff (both source port and destination port need to match) =0, Will do RX OR TX sniff (either source port or destination port needs to match). This is the mode used to implement RX only sniff. 0 0 0 0 Default 0 6 5 4 2 1 Reserved Reserved Sniff Mode Select RO RO 0 0 0 R/W 0 September 2011 51 M9999-091911-1.8 Micrel, Inc. Register 6 (0x06): Global Control 4 Bit 7 Name Reserved R/W RO Description Reserved Do not change the default values. KSZ8873MLLJ Default 0 0 Pin P1LED0 strap option. 6 Port 3 Duplex Mode Selection R/W =1, Enable Port 3 MII to half-duplex mode. =0, Enable Port 3 MII to full-duplex mode. Pull-up(1): Half -duplex mode Pull-down(0): Fullduplex mode (default) Note: P1LED0 has internal pull-down. 1 Pin P1LED1 strap option. 5 Port 3 Flow Control Enable R/W =1, Enable full duplex flow control on Switch port 3 MII interface. =0, Disable full duplex flow control on Switch port 3 MII interface. Pull- up(1): Enable flow control Pull-down(0): Disable flow control Note: P1LED1 has internal pull-up. 0 Pin P3SPD strap option. 4 Port 3 Speed selection R/W =1, The port 3 MII switch interface is in 10Mbps mode =0, The port 3 MII switch interface is in 100Mbps mode Pull-up(1): Enable 10Mbps Pull-down(0): Enable 100Mbps (default) Note: P3SPD has internal pull-down. 3 Null VID Replacement Broadcast Storm Protection Rate(1) Bit [10:8] R/W =1, Will replace NULL VID with port VID (12 bits) =0, No replacement for NULL VID This register along with the next register determines how many “64 byte blocks” of packet data are allowed on an input port in a preset period. The period is 67ms for 100BT or 500ms for 10BT. The default is 1%. 0 2-0 R/W 000 Register 7 (0x07): Global Control 5 Bit Name Broadcast Storm Protection Rate(1) Bit [7:0] Note: (1) R/W Description This register along with the previous register determines how many “64 byte blocks” of packet data are allowed on an input port in a preset period. The period is 67ms for 100BT or 500ms for 10BT. The default is 1%. Default 0x63 7-0 R/W 100BT Rate: 148,800 frames/sec * 67 ms/interval * 1% = 99 frames/interval (approx.) = 0x63 September 2011 52 M9999-091911-1.8 Micrel, Inc. Register 8 (0x08): Global Control 6 Bit 7-0 Name Factory Testing R/W RO Description Reserved Do not change the default values. KSZ8873MLLJ Default 0x00 Register 9 (0x09): Global Control 7 Bit 7-0 Name Factory Testing R/W RO Description Reserved Do not change the default values. Default 0x24 Register 10 (0x0A): Global Control 8 Bit 7-0 Name Factory Testing R/W RO Description Reserved Do not change the default values. Default 0x35 Register 11 (0x0B): Global Control 9 Bit Name CPU interface Clock Selection Reserved Reserved Reserved Reserved R/W Description =00, 31.25MHz supports SPI speed below 6MHz =01, 62.5MHz supports SPI speed between 6MHz to 12.5MHz R/W =10, 125MHz supports SPI speed above 12.5MHz Note: Lower clock speed will save more power consumption, It is better set to to 31.25MHz if SPI doesn’t request a high speed. RO RO RO RO N/A Don’t change N/A Don’t change N/A Don’t change N/A Don’t change 00 10 0 0 10 7-6 Default 5-4 3-2 1 0 Register 12 (0x0C): Global Control 10 Bit 7-6 5-4 3-2 1-0 Name Tag_0x3 Tag_0x2 Tag_0x1 Tag_0x0 R/W R/W R/W R/W R/W Description IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its IEEE 802.1p tag has a value of 0x3. IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its IEEE 802.1p tag has a value of 0x2. IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its IEEE 802.1p tag has a value of 0x1. IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its IEEE 802.1p tag has a value of 0x0. Default 01 01 00 00 September 2011 53 M9999-091911-1.8 Micrel, Inc. Register 13 (0x0D): Global Control 11 Bit 7-6 5-4 3-2 1-0 Name Tag_0x7 Tag_0x6 Tag_0x5 Tag_0x4 R/W R/W R/W R/W R/W Description IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its IEEE 802.1p tag has a value of 0x7. IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its IEEE 802.1p tag has a value of 0x6. IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its IEEE 802.1p tag has a value of 0x5. IEEE 802.1p mapping. The value in this field is used as the frame’s priority when its IEEE 802.1p tag has a value of 0x4. KSZ8873MLLJ Default 11 11 10 10 Register 14 (0x0E): Global Control 12 Bit Name Unknown Packet Default Port Enable Drive Strength of I/O Pad Reserved Reserved Reserved R/W Description Send packets with unknown destination MAC addresses to specified port(s) in bits [2:0] of this register. =0, Disable =1, Enable R/W R/W RO R/W =1, 16mA =0, 8mA Reserved Do not change the default values. Reserved Reserved Do not change the default values. Specify which port(s) to send packets with unknown destination MAC addresses. This feature is enabled by bit [7] of this register. Bit 2 stands for port 3. Bit 1 stands for port 2. Bit 0 stands for port 1. An ‘1’ includes a port. An ‘0’ excludes a port. 1 0 0 0 Default 7 R/W 0 6 5 4 3 2-0 Unknown Packet Default Port R/W 111 Register 15 (0x0F): Global Control 13 Bit Name R/W Description 00000 00001 00010 … 11101 11110 11111 Note: Port 2 PHY address = (Port 1 PHY address) + 1 2-0 Reserved RO Reserved Do not change the default values. 000 : N/A : Port 1 PHY address is 0x1 : Port 1 PHY address is 0x2 : Port 1 PHY address is 0x29 : N/A : N/A Default 7-3 PHY Address R/W 00001 September 2011 54 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Port Registers (Registers 16 – 95) The following registers are used to enable features that are assigned on a per port basis. The register bit assignments are the same for all ports, but the address for each port is different, as indicated. Register 16 (0x10): Port 1 Control 0 Register 32 (0x20): Port 2 Control 0 Register 48 (0x30): Port 3 Control 0 Bit 7 Name Broadcast Storm Protection Enable DiffServ Priority Classification Enable 802.1p Priority Classification Enable R/W R/W Description =1, Enable broadcast storm protection for ingress packets on port =0, Disable broadcast storm protection =1, Enable DiffServ priority classification for ingress packets (IPv4) on port =0, Disable DiffServ function =1, Enable 802.1p priority classification for ingress packets on port =0, Disable 802.1p =00, Ingress packets on port will be classified as priority 0 queue if “Diffserv” or “802.1p” classification is not enabled or fails to classify. =01, Ingress packets on port will be classified as priority 1 queue if “Diffserv” or “802.1p” classification is not enabled or fails to classify. =10, Ingress packets on port will be classified as priority 2 queue if “Diffserv” or “802.1p” classification is not enabled or fails to classify. =11, Ingress packets on port will be classified as priority 3 queue if “Diffserv” or “802.1p” classification is not enabled or fails to classify. Note: “DiffServ”, “802.1p” and port priority can be enabled at the same time. The OR’ed result of 802.1p and DSCP overwrites the port priority. =1, When packets are output on the port, the switch will add 802.1p/q tags to packets without 802.1p/q tags when received. The switch will not add tags to packets already tagged. The tag inserted is the ingress port’s “port VID”. =0, Disable tag insertion =1, When packets are output on the port, the switch will remove 802.1p/q tags from packets with 802.1p/q tags when received. The switch will not modify packets received without tags. =0, Disable tag removal =1, Split TXQ to 4 queue configuration. It cannot be enable at the same time with split 2 queue at register 18, 34,50 bit 7. =0, No split, treated as 1 queue configuration Default 0 6 R/W 0 5 R/W 0 4-3 Port-based Priority Classification R/W 00 2 Tag Insertion R/W 0 1 Tag Removal TXQ Split Enable R/W 0 0 R/W 0 September 2011 55 M9999-091911-1.8 Micrel, Inc. Register 17 (0x11): Port 1 Control 1 Register 33 (0x21): Port 2 Control 1 Register 49 (0x31): Port 3 Control 1 Bit 7 Name Sniffer Port R/W R/W Description =1, Port is designated as sniffer port and will transmit packets that are monitored. =0, Port is a normal port 6 Receive Sniff Transmit Sniff R/W =1, All packets received on the port will be marked as “monitored packets” and forwarded to the designated “sniffer port” =0, No receive monitoring R/W =1, All packets transmitted on the port will be marked as “monitored packets” and forwarded to the designated “sniffer port” =0, No transmit monitoring R/W =1, All packets will be tagged with port default tag of ingress port regardless of the original packets are tagged or not =0, Do not double tagged on all packets 3 User Priority Ceiling R/W =1, If the packet’s “user priority field” is greater than the “user priority field” in the port default tag register, replace the packet’s “user priority field” with the “user priority field” in the port default tag register. =0, Do not compare and replace the packet’s ‘user priority field” Define the port’s egress port VLAN membership. The port can only communicate within the membership. Bit 2 stands for port 3, bit 1 stands for port 2, bit 0 stands for port 1. An ‘1’ includes a port in the membership. An ‘0’ excludes a port from membership. 0 0 0 0 KSZ8873MLLJ Default 0 5 4 Double Tag 2-0 Port VLAN membership R/W 111 Register 18 (0x12): Port 1 Control 2 Register 34 (0x22): Port 2 Control 2 Register 50 (0x32): Port 3 Control 2 Bit Name Enable 2 Queue Split of Tx Queue Ingress VLAN Filtering Discard non PVID Packets R/W Description =1, Enable R/W It cannot be enable at the same time with split 4 queue at register 16,32 and 48 bit 0. =0, Disable =1,Tthe switch will discard packets whose VID port membership in VLAN table bits [18:16] does not include the ingress port. =0, No ingress VLAN filtering. R/W =1, The switch will discard packets whose VID does not match ingress port default VID. =0, No packets will be discarded Pin value during reset: For port 1, P1FFC pin 4 Force Flow Control R/W =1, Will always enable full duplex flow control on the port, regardless of AN result. =0, Full duplex flow control is enabled based on AN result. For port 2, SMRXD30 pin For port 3, this bit has no meaning. Flow control is set by Reg. 6 bit 5. 0 M9999-091911-1.8 0 0 Default 7 6 R/W 0 5 3 Back Pressure R/W =1, Enable port’s half duplex back pressure September 2011 56 Micrel, Inc. Bit Name Enable Transmit Enable Receive Enable Learning Disable R/W Description =0, Disable port’s half duplex back pressure R/W R/W R/W =1, Enable packet transmission on the port =0, Disable packet transmission on the port =1, Enable packet reception on the port =0, Disable packet reception on the port =1, Disable switch address learning capability =0, Enable switch address learning 1 1 0 KSZ8873MLLJ Default 2 1 0 Note: Bits [2:0] are used for spanning tree support. Register 19 (0x13): Port 1 Control 3 Register 35 (0x23): Port 2 Control 3 Register 51 (0x33): Port 3 Control 3 Bit Name Default Tag [15:8] R/W Description Port’s default tag, containing 7-0 R/W 7-5 : User priority bits 4 : CFI bit 3-0 : VID[11:8] 0x00 Default Register 20 (0x14): Port 1 Control 4 Register 36 (0x24): Port 2 Control 4 Register 52 (0x34): Port 3 Control 4 Bit 7-0 Name Default Tag [7:0] R/W R/W Description Port’s default tag, containing 7-0 : VID[7:0] Default 0x01 Note: Registers 19 and 20 (and those corresponding to other ports) serve two purposes: Associated with the ingress untagged packets, and used for egress tagging. Default VID for the ingress untagged or null-VID-tagged packets, and used for address lookup. Register 21 (0x15): Port 1 Control 5 Register 37 (0x25): Port 2 Control 5 Register 53 (0x35): Port 3 Control 5 Bit Name Port 3 MII mode Selection R/W Description =1, Port 3 MII MAC mode =0, Port 3 MII PHY mode R/W Note: Bit 7 is reserved in the port 1 and port 2 register control 5. Default Inversion of power strapped value of SMRXDV3. 7 Self-address filtering enable 6 MACA1 (not for 0x35) Self-address filtering enable MACA2 R/W =1, Enable port 1 self-address filtering MACA1 =0, Disable 0 =1, Enable port 2 Self-address filtering MACA2 R/W =0, Disable 0 5 September 2011 57 M9999-091911-1.8 Micrel, Inc. Bit Name (not for 0x35) 4 Drop Ingress Tagged Frame R/W =1, Enable =0, Disable Ingress Limit Mode These bits determine what kinds of frames are limited and counted against ingress rate limiting. 3-2 Limit Mode R/W =00, Limit and count all frames =01, Limit and count Broadcast, Multicast, and flooded unicast frames =10, Limit and count Broadcast and Multicast frames only =11, Limit and count Broadcast frames only Count IFG bytes 1 Count IFG R/W =1, Each frame’s minimum inter frame gap (IFG) bytes (12 per frame) are included in Ingress and Egress rate limiting calculations. =0, IFG bytes are not counted. Count Preamble bytes 0 Count Pre R/W =1, Each frame’s preamble bytes (8 per frame) are included in Ingress and Egress rate limiting calculations. =0, Preamble bytes are not counted. 0 0 00 0 R/W Description Default KSZ8873MLLJ Register 22[6:0] (0x16): Port 1 Q0 ingress data rate limit Register 38[6:0] (0x26): Port 2 Q0 ingress data rate limit Register 54[6:0] (0x36): Port 3 Q0 ingress data rate limit Bit Name R/W Description =1, Port 3 inverted refclk selected =0, Port 3 original refclk selected Note: Bit 7 is available on port 3 in the RLL device. Other ports and devices will be reserved for this bit. Ingress data rate limit for priority 0 frames R/W Ingress traffic from this priority queue is shaped according to the ingress Data Rate Limit Table. 0 Default 0 Note: Not Applied to Reg.38(Port 2) 7 RMII REFCLK INVERT R/W 6-0 Q0 Ingress Data Rate limit September 2011 58 M9999-091911-1.8 Micrel, Inc. Register 23[6:0] (0x17): Port 1 Q1 ingress data rate limit Register 39[6:0] (0x27): Port 2 Q1 ingress data rate limit Register 55[6:0] (0x37): Port 3 Q1 ingress data rate limit Bit 7 Name Reserved Q1 Ingress data Rate limit R/W R/W Description Reserved Do not change the default values. Ingress data rate limit for priority 1 frames R/W Ingress traffic from this priority queue is shaped according to the ingress Data Rate Limit Table. 0 KSZ8873MLLJ Default 0 6-0 Register 24[6:0] (0x18): Port 1 Q2 ingress data rate limit Register 40[6:0] (0x28): Port 2 Q2 ingress data rate limit Register 56[6:0] (0x38): Port 3 Q2 ingress data rate limit Bit 7 Name Reserved Q2 Ingress Data Rate limit R/W RO Description Reserved Do not change the default values. Ingress data rate limit for priority 2 frames R/W Ingress traffic from this priority queue is shaped according to ingress Data Rate Limit Table. 0 Default 0 6-0 Register 25[6:0] (0x19): Port 1 Q3 ingress data rate limit Register 41[6:0] (0x29): Port 2 Q3 ingress data rate limit Register 57[6:0] (0x39): Port 3 Q3 ingress data rate limit Bit 7 Name Reserved Q3 Ingress Data Rate limit R/W RO Description Reserved Do not change the default values. Ingress data rate limit for priority 3 frames R/W Ingress traffic from this priority queue is shaped according to ingress Data Rate Limit Table. 0 Default 0 6-0 Note: Most of the contents in registers 26-31 and registers 42-47 for ports 1 and 2, respectively, can also be accessed with the MIIM PHY registers. September 2011 59 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ 100BT Register bit[6:0], Q=0..3 Data Rate Limit for ingress or egress 1 to 0x63 for the Rate 1Mbps to 99Mbps. 0 or 0x64 for the rate 100Mbps 64 Kbps 128 Kbps 192 Kbps 256 Kbps 320 Kbps 384 Kbps 448 Kbps 512 Kbps 576 Kbps 640 Kbps 704 Kbps 768 Kbps 832 Kbps 896 Kbps 960 Kbps 0x65 0x66 0x67 0x68 0x69 0x6A 0x6B 0x6C 0x6D 0x6E 0x6F 0x70 0x71 0x72 0x73 Table 10. Data Rate Limit Table 10BT Register bit[6:0], Q=0..3 1 to 0x09 for the rate 1Mbps to 9Mbps 0 or 0x0A for the rate 10Mbps September 2011 60 M9999-091911-1.8 Micrel, Inc. Register 26 (0x1A): Port 1 PHY Special Control/Status Register 42 (0x2A): Port 2 PHY Special Control/Status Register 58 (0x3A): Reserved, not applied to port 3 Bit 7 Name Vct 10M Short R/W RO Description =1, Less than 10 meter short =00, Normal condition 6-5 Vct_result RO =01, Open condition detected in cable =10, Short condition detected in cable =11, Cable diagnostic test has failed 4 Vct_en R/W (SC) R/W RO =1, Enable cable diagnostic test. After VCT test has completed, this bit will be self-cleared. =0, Indicate cable diagnostic test (if enabled) has completed and the status information is valid for read. =1, Force link pass =0, Normal Operation Reserved Do not change the default value. =1, Perform Remote loopback, as follows: Port 1 (reg. 26, bit 1 = ‘1’) Start: RXP1/RXM1 (port 1) Loopback: PMD/PMA of port 1’s PHY 1 Remote Loopback R/W End: TXP1/TXM1 (port 1) Port 2 (reg. 42, bit 1 = ‘1’) Start: RXP2/RXM2 (port 2) Loopback: PMD/PMA of port 2’s PHY End: TXP2/TXM2 (port 2) =0, Normal Operation Bit[8] of VCT fault count 0 Vct_fault_count[8] RO Distance to the fault. It’s approximately 0.4m*vct_fault_count[8:0] 0 0 0 00 KSZ8873MLLJ Default 0 3 2 Force_lnk Reserved 0 0 Register 27 (0x1B): Port 1 Not Support Register 43 (0x2B): LinkMD Result Register 59 (0x3B): Reserved, not applied to port 3 Bit 7-0 Name Vct_fault_count[7: 0] R/W RO Description Bits[7:0] of VCT fault count Distance to the fault. It’s approximately 0.4m*Vct_fault_count[8:0] 0x00 Default September 2011 61 M9999-091911-1.8 Micrel, Inc. Register 28 (0x1C): Port 1 Control 12 Register 44 (0x2C): Port 2 Control 12 Register 60 (0x3C): Reserved, not applied to port 3 Bit Name Auto Negotiation Enable R/W Description =1, Auto negotiation is on R/W =0, Disable auto negotiation; speed and duplex are determined by bits 6 and 5 of this register. Default 1 7 KSZ8873MLLJ For port 1, P1ANEN pin value during reset. For port 2, SMRXD33 pin value during reset 1 For port 1, P1SPD pin value during reset. For port 2, SMRXD32 pin value during reset. 1 For port 1, P1DPX pin value during reset. For port 2, SMRXD31 pin value during reset. 6 Force Speed R/W =1, Forced 100BT if AN is disabled (bit 7) =0, Forced 10BT if AN is disabled (bit 7) =1, Forced full duplex if (1) AN is disabled or (2) AN is enabled but failed. 5 Force Duplex R/W =0, Forced half duplex if (1) AN is disabled or (2) AN is enabled but failed. Note: This bit or strap pin should be set to ‘0’ for the correct duplex mode indication of LED and register status when the link-up is AN to force mode. 4 Advertise Flow Control capability Advertise 100BT Full Duplex Capability Advertise 100BT Half Duplex Capability Advertise 10BT Full Duplex Capability Advertise 10BT Half Duplex Capability =1, Advertise flow control (pause) capability R/W =0, Suppress flow control (pause) capability from transmission to link partner =1, Advertise 100BT full duplex capability R/W =0, Suppress 100BT full duplex capability from transmission to link partner =1, Advertise 100BT half duplex capability R/W =0, Suppress 100BT half duplex capability from transmission to link partner =1, Advertise 10BT full duplex capability R/W =0, Suppress 10BT full duplex capability from transmission to link partner =1, Advertise 10BT half duplex capability R/W =0, Suppress 10BT half duplex capability from transmission to link partner 1 1 1 1 1 3 2 1 0 Register 29 (0x1D): Port 1 Control 13 Register 45 (0x2D): Port 2 Control 13 Register 61 (0x3D): Reserved, not applied to port 3 Bit 7 Name LED Off R/W R/W Description =1, Turn off all port’s LEDs (LEDx_1, LEDx_0, where “x” is the port number). These pins will be driven high if this bit is set to one. =0, Normal operation 6 Txdis R/W =1, Disable the port’s transmitter =0, Normal operation 0 Default 0 September 2011 62 M9999-091911-1.8 Micrel, Inc. Bit 5 Name Restart AN Disable Farend Fault Power Down Disable Auto MDI/MDI-X R/W R/W Description =1, Restart auto-negotiation =0, Normal operation =1, Disable far-end fault detection and pattern transmission. =0, Enable far-end fault detection and pattern transmission =1, Power down =0, Normal operation =1, Disable auto MDI/MDI-X function =0, Enable auto MDI/MDI-X function If auto MDI/MDI-X is disabled, 1 Force MDI R/W =1, Force PHY into MDI mode (transmit on RXP/RXM pins) =0, Force PHY into MDI-X mode (transmit on TXP/TXM pins) =1, Perform loopback, as indicated: Port 1 Loopback (reg. 29, bit 0 = ‘1’) Start: RXP2/RXM2 (port 2) Loopback: PMD/PMA of port 1’s PHY 0 Loopback R/W End: TXP2/TXM2 (port 2) Port 2 Loopback (reg. 45, bit 0 = ‘1’) Start: RXP1/RXM1 (port 1) Loopback: PMD/PMA of port 2’s PHY End: TXP1/TXM1 (port 1) =0, Normal operation 0 0 0 0 Default 0 0 KSZ8873MLLJ 4 R/W 3 2 R/W R/W Register 30 (0x1E): Port 1 Status 0 Register 46 (0x2E): Port 2 Status 0 September 2011 63 M9999-091911-1.8 Micrel, Inc. Register 62 (0x3E): Reserved, not applied to port 3 Bit 7 6 5 4 Name MDI-X Status AN Done Link Good Partner Flow Control Capability Partner 100BT Full Duplex Capability Partner 100BT Half Duplex Capability Partner 10BT Full Duplex Capability Partner 10BT Half Duplex Capability R/W RO RO RO RO Description =1, MDI =0, MDI-X =1, Auto-negotiation completed =0, Auto-negotiation not completed =1, Link good =0, Link not good =1, Link partner flow control (pause) capable =0, Link partner not flow control (pause) capable =1, Link partner 100BT full duplex capable =0, Link partner not 100BT full duplex capable =1, Link partner 100BT half duplex capable =0, Link partner not 100BT half duplex capable =1, Link partner 10BT full duplex capable =0, Link partner not 10BT full duplex capable =1, Link partner 10BT half duplex capable =0, Link partner not 10BT half duplex capable Default 0 0 0 0 KSZ8873MLLJ 3 RO 0 2 RO 0 1 RO 0 0 RO 0 September 2011 64 M9999-091911-1.8 Micrel, Inc. Register 31 (0x1F): Port 1 Status 1 Register 47 (0x2F): Port 2 Status 1 Register 63 (0x3F): Port 3 Status 1 Bit Name R/W Description =1, HP Auto MDI/MDI-X mode =0, Micrel Auto MDI/MDI-X mode Reserved Do not change the default value. =1, Polarity is reversed =0, Polarity is not reversed =1, Transmit flow control feature is active =0, Transmit flow control feature is inactive =1, Receive flow control feature is active =0, Receive flow control feature is inactive =1, Link speed is 100Mbps =0, Link speed is 10Mbps =1, Link duplex is full =0, Link duplex is half reserved Default KSZ8873MLLJ 7 Hp_mdix R/W 1 Note: Only ports 1 and 2 are PHY ports. This bit is not applicable to port 3 (MII). 0 0 Note: This bit is not applicable to port 3 (MII). This bit is only valid for 10BT 0 0 0 0 0 6 Reserved RO 5 Polrvs Transmit Flow Control Enable Receive Flow Control Enable Operation Speed Operation Duplex Reserved RO 4 3 2 1 0 RO RO RO RO RO Register 67 (0x43): Reset Bit Name R/W Description =1, Software reset 4 Software Reset =0, Clear R/W Note: Software reset will reset all registers to the initial values of the power-on reset or warm reset (keep the strap values). =1, PCS reset is used when is doing software reset for a compelete reset 0 PCS Reset R/W =0, Clear Note: PCS reset will reset the state machine and clock domain in PHY’s PCS layer. 0 0 Default September 2011 65 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Advanced Control Registers (Registers 96-198) The IPv4/IPv6 TOS Priority Control Registers implement a fully decoded, 128-bit DSCP (Differentiated Services Code Point) register set that is used to determine priority from the ToS (Type of Service) field in the IP header. The most significant 6 bits of the ToS field are fully decoded into 64 possibilities, and the singular code that results is compared against the corresponding bits in the DSCP register to determine the priority. Register 96 (0x60): TOS Priority Control Register 0 Bit 7-6 Name DSCP[7:6] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x03. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x02. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x01. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x00. Default 00 5-4 DSCP[5:4] R/W 00 3-2 DSCP[3:2] R/W 00 1-0 DSCP[1:0] R/W 00 Register 97 (0x61): TOS Priority Control Register 1 Bit 7-6 Name DSCP[15:14] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x07. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x06. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x05. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x04. Default 00 5-4 DSCP[13:12] R/W 00 3-2 DSCP[11:10] R/W 00 1-0 DSCP[9:8] R/W 00 Register 98 (0x62): TOS Priority Control Register 2 Bit 7-6 Name DSCP[23:22] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x0B. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x0A. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x09. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x08. Default 00 5-4 DSCP[21:20] R/W 00 3-2 DSCP[19:18] R/W 00 1-0 DSCP[17:16] R/W 00 September 2011 66 M9999-091911-1.8 Micrel, Inc. Register 99 (0x63): TOS Priority Control Register 3 Bit 7-6 Name DSCP[31:30] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x0F. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x0E. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x0D. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x0C. Default 00 KSZ8873MLLJ 5-4 DSCP[29:28] R/W 00 3-2 DSCP[27:26] R/W 00 1-0 DSCP[25:24] R/W 00 Register 100 (0x64): TOS Priority Control Register 4 Bit 7-6 Name DSCP[39:38] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x13. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x12. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x11. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x10. Default 00 5-4 DSCP[37:36] R/W 00 3-2 DSCP[35:34] R/W 00 1-0 DSCP[33:32] R/W 00 Register 101 (0x65): TOS Priority Control Register 5 Bit 7-6 Name DSCP[47:46] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x17. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x16. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x15. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x14. Default 00 5-4 DSCP[45:44] R/W 00 3-2 DSCP[43:42] R/W 00 1-0 DSCP[41:40] R/W 00 September 2011 67 M9999-091911-1.8 Micrel, Inc. Register 102 (0x66): TOS Priority Control Register 6 Bit 7-6 Name DSCP[55:54] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x1B. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x1A. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x19. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x18. Default 00 KSZ8873MLLJ 5-4 DSCP[53:52] R/W 00 3-2 DSCP[51:50] R/W 00 1-0 DSCP[49:48] R/W 00 Register 103 (0x67): TOS Priority Control Register 7 Bit 7-6 Name DSCP[63:62] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x1F. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x1E. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x1D. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x1C. Default 00 5-4 DSCP[61:60] R/W 00 3-2 DSCP[59:58] R/W 00 1-0 DSCP[57:56] R/W 00 Register 104 (0x68): TOS Priority Control Register 8 Bit 7-6 Name DSCP[71:70] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x23. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x22. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x21. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x20. Default 00 5-4 DSCP[69:68] R/W 00 3-2 DSCP[67:66] R/W 00 1-0 DSCP[65:64] R/W 00 September 2011 68 M9999-091911-1.8 Micrel, Inc. Register 105 (0x69): TOS Priority Control Register 9 Bit 7-6 Name DSCP[79:78] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x27. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x26. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x25. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x24. Default 00 KSZ8873MLLJ 5-4 DSCP[77:76] R/W 00 3-2 DSCP[75:74] R/W 00 1-0 DSCP[73:72] R/W 00 Register 106 (0x6A): TOS Priority Control Register 10 Bit 7-6 Name DSCP[87:86] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x2B. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x2A. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x29. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x28. Default 00 5-4 DSCP[85:84] R/W 00 3-2 DSCP[83:82] R/W 00 1-0 DSCP[81:80] R/W 00 Register 107 (0x6B): TOS Priority Control Register 11 Bit 7-6 Name DSCP[95:94] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x2F. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x2E. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x2D. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x2C. Default 00 5-4 DSCP[93:92] R/W 00 3-2 DSCP[91:90] R/W 00 1-0 DSCP[89:88] R/W 00 September 2011 69 M9999-091911-1.8 Micrel, Inc. Register 108 (0x6C): TOS Priority Control Register 12 Bit 7-6 Name DSCP[103:102] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x33. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x32. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x31. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x30. Default 00 KSZ8873MLLJ 5-4 DSCP[101:100] R/W 00 3-2 DSCP[99:98] R/W 00 1-0 DSCP[97:96] R/W 00 Register 109 (0x6D): TOS Priority Control Register 13 Bit 7-6 Name DSCP[111:110] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x37. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x36. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x35. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x34. Default 00 5-4 DSCP[109:108] R/W 00 3-2 DSCP[107:106] R/W 00 1-0 DSCP[105:104] R/W 00 Register 110 (0x6E): TOS Priority Control Register 14 Bit 7-6 Name DSCP[119:118] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x3B. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x3A. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x39. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x38. Default 00 5-4 DSCP[117:116] R/W 00 3-2 DSCP[115:114] R/W 00 1-0 DSCP[113:112] R/W 00 September 2011 70 M9999-091911-1.8 Micrel, Inc. Register 111 (0x6F): TOS Priority Control Register 15 Bit 7-6 Name DSCP[127:126] R/W R/W Description The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x3F. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x3E. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x3D. The value in this field is used as the frame’s priority when bits [7:2] of the frame’s IP TOS/DiffServ/Traffic Class value is 0x3C. Default 00 KSZ8873MLLJ 5-4 DSCP[125:124] R/W 00 3-2 DSCP[123:122] R/W 00 1-0 DSCP[121:120] R/W 00 Registers 112 to 117 Registers 112 to 117 contain the switch engine’s MAC address. This 48-bit address is used as the Source Address for the MAC’s full duplex flow control (PAUSE) frame. Register 112 (0x70): MAC Address Register 0 Bit 7-0 Name MACA[47:40] R/W R/W Description Default 0x00 Register 113 (0x71): MAC Address Register 1 Bit 7-0 Name MACA[39:32] R/W R/W Description Default 0x10 Register 114 (0x72): MAC Address Register 2 Bit 7-0 Name MACA[31:24] R/W R/W Description Default 0xA1 Register 115 (0x73): MAC Address Register 3 Bit 7-0 Name MACA[23:16] R/W R/W Description Default 0xFF Register 116 (0x74): MAC Address Register 4 Bit 7-0 Name MACA[15:8] R/W R/W Description Default 0xFF Register 117 (0x75): MAC Address Register 5 Bit 7-0 Name MACA[7:0] R/W R/W Description Default 0xFF September 2011 71 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Registers 118 to 120 Registers 118 to 120 are User Defined Registers (UDRs). These are general purpose read/write registers that can be used to pass user defined control and status information between the KSZ8873 and the external processor. Register 118 (0x76): User Defined Register 1 Bit 7-0 Name UDR1 R/W R/W Description Default 0x00 Register 119 (0x77): User Defined Register 2 Bit 7-0 Name UDR2 R/W R/W Description Default 0x00 Register 120 (0x78): User Defined Register 3 Bit 7-0 Name UDR3 R/W R/W Description Default 0x00 Registers 121 to 131 Registers 121 to 131 provide read and write access to the static MAC address table, VLAN table, dynamic MAC address table, and MIB counters. Register 121 (0x79): Indirect Access Control 0 Bit 7-5 4 Name Reserved Read High / Write Low Table Select Indirect Address High R/W R/W R/W Description Reserved Do not change the default values. =1, Read cycle =0, Write cycle =00, Static MAC address table selected =01, VLAN table selected =10, Dynamic MAC address table selected =11, MIB counter selected Bits [9:8] of indirect address Default 000 0 3-2 R/W 00 1-0 R/W 00 Register 122 (0x7A): Indirect Access Control 1 Bit 7-0 Name Indirect Address Low R/W R/W Description Bits [7:0] of indirect address Default 0000_0000 Note: A write to register 122 triggers the read/write command. Read or write access is determined by register 121 bit 4. Register 123 (0x7B): Indirect Data Register 8 Bit 7 6-3 2-0 Name CPU Read Status Reserved Indirect Data [66:64] R/W RO RO RO Description This bit is applicable only for dynamic MAC address table and MIB counter reads. =1, Read is still in progress =0, Read has completed Reserved Bits [66:64] of indirect data Default 0 0000 000 September 2011 72 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Register 124 (0x7C): Indirect Data Register 7 Bit 7-0 Name Indirect Data [63:56] R/W R/W Description Bits [63:56] of indirect data Default 0000_0000 Register 125 (0x7D): Indirect Data Register 6 Bit 7-0 Name Indirect Data [55:48] R/W R/W Description Bits [55:48] of indirect data Default 0000_0000 Register 126 (0x7E): Indirect Data Register 5 Bit 7-0 Name Indirect Data [47:40] R/W R/W Description Bits [47:40] of indirect data Default 0000_0000 Register 127 (0x7F): Indirect Data Register 4 Bit 7-0 Name Indirect Data [39:32] R/W R/W Description Bits [39:32] of indirect data Default 0000_0000 Register 128 (0x80): Indirect Data Register 3 Bit 7-0 Name Indirect Data [31:24] R/W R/W Description Bits [31:24] of indirect data Default 0000_0000 Register 129 (0x81): Indirect Data Register 2 Bit 7-0 Name Indirect Data [23:16] R/W R/W Description Bits [23:16] of indirect data Default 0000_0000 Register 130 (0x82): Indirect Data Register 1 Bit 7-0 Name Indirect Data [15:8] R/W R/W Description Bits [15:8] of indirect data Default 0000_0000 Register 131 (0x83): Indirect Data Register 0 Bit 7-0 Name Indirect Data [7:0] R/W R/W Description Bits [7:0] of indirect data Default 0000_0000 September 2011 73 M9999-091911-1.8 Micrel, Inc. Register 147~142(0x93~0x8E): Station MAC Address 1 MACA1 Register 153~148 (0x99~0x94): Station MAC Address 2 MACA2 Bit Name R/W Description 48-bit Station address MACA1 and MACA2. 47-0 Station address R/W Note: This address is used for self MAC address filtering, see the port register control 5 bits [6,5] for detail. Default 48’h0 KSZ8873MLLJ Note: the MSB bit[47-40] of the MAC is the register 147 and 153. The LSB bit[7-0] of MAC is the register 142 and 148. Register 154[6:0] (0x9A): Port 1 Q0 Egress data rate limit Register 158[6:0] (0x9E): Port 2 Q0 Egress data rate limit Register 162[6:0] (0xA2): Port 3 Q0 Egress data rate limit Bit 7 Name Egress Rate Limit Flow Control Enable Q0 Egress Data Rate limit R/W R/W Description =1, Enable egress rate limit flow control. =0, Disable Egress data rate limit for priority 0 frames R/W Egress traffic from this priority queue is shaped according to the Data Rate Limit Table. 0 Default 0 6-0 Register 155[6:0] (0x9B): Port 1 Q1 Egress data rate limit Register 159[6:0] (0x9F): Port 2 Q1 Egress data rate limit Register 163[6:0] (0xA3): Port 3 Q1 Egress data rate limit Bit 7 6-0 Name Reserved Q1 Egress data Rate limit R/W R/W R/W Description Reserved Do not change the default values. Egress data rate limit for priority 1 frames Egress traffic from this priority queue is shaped according to the Data Rate Limit Table. 0 Default 0 Register 156[6:0] (0x9C): Port 1 Q2 Egress data rate limit Register 160[6:0] (0xA0): Port 2 Q2 Egress data rate limit Register 164[6:0] (0xA4): Port 3 Q2 Egress data rate limit Bit 7 6-0 Name Reserved Q2 Egress Data Rate limit R/W R/W R/W Description Reserved Do not change the default values. Egress data rate limit for priority 2 frames Egress traffic from this priority queue is shaped according to the Data Rate Limit Table. 0 Default 0 Register 157[6:0] (0x9D): Port 1 Q3 Egress data rate limit Register 161[6:0] (0xA1): Port 2 Q3 Egress data rate limit Register 165[6:0] (0xA5): Port 3 Q3 Egress data rate limit September 2011 74 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Bit 7 6-0 Name Reserved Q3 Egress Data Rate limit R/W R/W R/W Description Reserved Do not change the default values. Egress data rate limit for priority 3 frames Egress traffic from this priority queue is shaped according to the Data Rate Limit Table. Default 0 0 Register 166 (0xA6): KSZ8873 mode indicator Bit Name RO Description bit7: 1: 2 MII mode bit6: 1: 48P pkg of 2 PHY mode bit5: 1: Port 1 RMII 0: Port 1 MII bit4: 1: Port 3 RMII 0: Port 3 MII bit3: 1: Port 1 MAC MII 0: Port 1 PHY MII bit2: 1: Port 3 MAC MII 0: Port 3 PHY MII bit1: 1: Port 1 Copper 0: Port 1 Fiber bit0: 1: Port 2 Copper 0: Port 2 Fiber Default 0x03 MLL/MLLJ 0x13 RLL 0x01FLL 7-0 KSZ8873 Mode Indicator RO Register 167 (0xA7): High Priority Packet Buffer Reserved for Q3 Bit 7-0 Name Reserved RW RO Description Reserved Do not change the default values. Default 0x45 Register 168 (0xA8): High Priority Packet Buffer Reserved for Q2 Bit 7-0 Name Reserved RW RO Description Reserved Do not change the default values. Default 0x35 Register 169 (0xA9): High Priority Packet Buffer Reserved for Q1 Bit 7-0 Name Reserved RW RO Description Reserved Do not change the default values. Default 0x25 Register 170 (0xAA): High Priority Packet Buffer Reserved for Q0 Bit 7-0 Name Reserved RW RO Description Reserved Do not change the default values. Default 0x15 September 2011 75 M9999-091911-1.8 Micrel, Inc. Register 171 (0xAB): PM Usage Flow Control Select Mode 1 Bit 7 6 5-0 Name Reserved Reserved Reserved R/W RO RO RO Description Reserved Do not change the default values. Reserved Do not change the default values. Reserved Do not change the default values. Default 0 1 0x18 KSZ8873MLLJ Register 172 (0xAC): PM Usage Flow Control Select Mode 2 Bit 7-6 5-0 Name Reserved Reserved R/W RO RO Description Reserved Do not change the default values. Reserved Do not change the default values. Default 0 0x10 Register 173 (0xAD): PM Usage Flow Control Select Mode 3 Bit 7-6 5-0 Name Reserved Reserved R/W RO RO Description Reserved Do not change the default values. Reserved Do not change the default values. Default 00 0x08 Register 174 (0xAE): PM Usage Flow Control Select Mode 4 Bit 7-4 3-0 Name Reserved Reserved R/W RO RO Description Reserved Do not change the default values. Reserved Do not change the default values. Default 0 0x05 Register 175 (0xAF): TXQ Split for Q3 in Port 1 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 176/177/178 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 176/177/178 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 8 September 2011 76 M9999-091911-1.8 Micrel, Inc. Register 176 (0xB0): TXQ Split for Q2 in Port 1 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 175/177/178 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 175/177/178 bits[7]=1. Reserved Do not change the default values. Default 1 KSZ8873MLLJ 6:0 Reserved RO 4 Register 177 (0xB1): TXQ Split for Q1 in Port 1 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 175/176/178 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 175/176/178 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 2 Register 178 (0xB2): TXQ Split for Q0 in Port 1 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 175/176/177 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 175/176/177 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 1 Register 179 (0xB3): TXQ Split for Q3 in Port 2 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 180/181/182 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 180/181/182 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 8 Register 180 (0xB4): TXQ Split for Q2 in Port 2 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 179/181/182 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 179/181/182 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 4 September 2011 77 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Register 181 (0xB5): TXQ Split for Q1 in Port 2 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 179/180/182 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 179/180/182 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 2 Register 182 (0xB6): TXQ Split for Q0 in Port 2 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 179/180/181 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 179/180/181 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 1 Register 183 (0xB7): TXQ Split for Q3 Port 3 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 184/185/186 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 184/185/186 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 8 Register 184 (0xB8): TXQ Split for Q2 Port 3 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 183/185/186 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 183/185/186 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 4 Register 185 (0xB9): TXQ Split for Q1 in Port 3 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 183/184/186 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 183/184/186 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 2 September 2011 78 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Register 186 (0xBA): TXQ Split for Q0 in Port 3 Bit 7 Name Priority Select R/W R/W Description 0 = enable straight priority with Reg 183/184/185 bits[7]=0 and Reg 5 bit[3]=0 for higher priority first 1= priority ratio is 8:4:2:1 for 4 queues and 2:1 for 2 queues with Reg 183/184/185 bits[7]=1. Reserved Do not change the default values. Default 1 6:0 Reserved RO 1 September 2011 79 M9999-091911-1.8 Micrel, Inc. Register 187 (0xBB): Interrupt enable register Bit Name Interrupt Enable Register R/W Description Interrupt enable register corresponding to bits in Register 188 Note: Set register 187 first and then set register 188 (W1C= Write ‘1’ Clear) to wait the interrupt at pin 35 INTRN for the link to be changed. Default KSZ8873MLLJ 7-0 R/W 0x00 Register 188 (0xBC): Link Change Interrupt Bit 7 6-3 2 Name P1 or P2 Link Change (LC) Interrupt Reserved P3 Link Change (LC) Interrupt P2 Link Change (LC) Interrupt P1 MII Link Change (LC) Interrupt R/W R/W R/W R/W Description Set to 1 when P1 or P2 link changes in analog interface (W1C). Reserved Do not change the default values. Set to 1 when P3 link changes in MII interface (W1C). Default 0 0 0 1 R/W Set to 1 when P2 link changes in analog interface (W1C). Set to 1 when P1 link changes in analog interface or MII interface (W1C). 0 0 R/W 0 Register 189 (0xBD): Force Pause Off Iteration Limit Enable Bit 7-0 Name Force Pause Off Iteration Limit Enable R/W R/W Description =1, Enable, It is 160ms before requesting to invalidate flow control. =0, Disable Default 0 Register 192 (0xC0): Fiber Signal Threshold Bit 7 6 5-0 Name Reserved Reserved Reserved R/W RO RO RO Description Reserved Do not change the default value. Reserved Do not change the default value. Reserved Do not change the default value. Default 0 0 0 Register 193 (0xC1): Internal 1.8V LDO Control Bit 7 6 5-0 Name Reserved Internal 1.8V LDO Disable Reserved R/W RO R/W RO Description Reserved Do not change the default value. =1, Disable internal 1.8V LDO =0, Enable internal 1.8V LDO Reserved Do not change the default value. Default 0 0 0 September 2011 80 M9999-091911-1.8 Micrel, Inc. Register 194 (0xC2): Insert SRC PVID Bit 7-6 5 Name Reserved Insert SRC port 1 PVID at Port 2 Insert SRC port 1 PVID at Port 3 Insert SRC port 2 PVID at Port 1 Insert SRC port 2 PVID at Port 3 Insert SRC port 3 PVID at Port 1 Insert SRC port 3 PVID at Port 2 R/W RO R/W Description Reserved Do not change the default value. 1= insert SRC port 1 PVID for untagged frame at egress port 2 1= insert SRC port 1 PVID for untagged frame at egress port 3 1= insert SRC port 2 PVID for untagged frame at egress port 1 1= insert SRC port 2 PVID for untagged frame at egress port 3 1= insert SRC port 3 PVID for untagged frame at egress port 1 1= insert SRC port 3 PVID for untagged frame at egress port 2 Default 00 0 KSZ8873MLLJ 4 R/W 0 3 R/W 0 2 R/W 0 1 R/W 0 0 R/W 0 September 2011 81 M9999-091911-1.8 Micrel, Inc. Register 195 (0xC3): Power Management and LED Mode Bit Name R/W Description CPU interface clock tree power down enable. 7 CPU interface Power Down =1, Enable R/W =0, Disable Note: Power save a little bit when MII interface is used and the traffic is stopped in the power management with normal mode Switch clock tree power down enable. 6 Switch Power Down R/W =1, Enable =0, Disable Note: Power save a little bit when MII interface is used and the traffic is stopped in the power management with normal mode =00, LED0 -> Link/ACT, LED1-> Speed =01, LED0 -> Link, LED1 -> ACT =10, LED0 -> Link/ACT, LED1 -> Duplex =11, LED0 -> Link, LED1 -> Duplex =1, The internal stretched energy signal from the analog module will be negated and output to LED1 and the internal device ready signal will be negated and output to LED0. =0, The LED1/LED0 pins will indicate the regular LED outputs. (Note. This is for debugging purpose.) =1, PLL power down enable =0, Disable Note: This bit is used in Energy Detect mode with pin 27 MII_LINK_3 pull-up in the by-pass mode for saving power Power management mode =00, Normal Mode =01, Energy Detection Mode =10, Software Power Down Mode =11, Power Saving Mode 0 0 Default KSZ8873MLLJ 5-4 LED Mode Selection R/W 00 3 LED output mode R/W 0 2 PLL Off Enable Power Management Mode R/W 0 1-0 R/W 00 September 2011 82 M9999-091911-1.8 Micrel, Inc. Register 196(0xC4): Sleep Mode Bit Name R/W Description This value is used to control the minimum period the no energy event has to be detected consecutively before the device enters the low power state when the ED mode is on. The unit is 20 ms. The default go sleep time is 1.6 seconds. Default KSZ8873MLLJ 7-0 Sleep Mode R/W 0x50 198 (0xC6): Forward Invalid VID Frame and Host Mode Bit 7 6-4 3 2 Name Reserved Forward Invid VID Frame P3 RMII Clock Selection P1 RMII Clock Selection Host Interface Mode R/W RO R/W R/W R/W Description Reserved Do not change the default value. Forwarding ports for frame with invalid VID =1, Internal =0, External =1, Internal =0, External =00, I2C master mode =01, I2C slave mode =10, SPI slave mode =11, SMI mode Default 0 3b’0 0 0 Strapped value of P2LED1, P2LED0. 1-0 R/W September 2011 83 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Static MAC Address Table The KSZ8873 supports both a static and a dynamic MAC address table. In response to a Destination Address (DA) look up, the KSZ8873 searches both tables to make a packet forwarding decision. In response to a Source Address (SA) look up, only the dynamic table is searched for aging, migration and learning purposes. The static DA look up result takes precedence over the dynamic DA look up result. If there is a DA match in both tables, the result from the static table is used. The entries in the static table will not be aged out by the KSZ8873. The static table is accessed by a external processor via the SMI, SPI or I2C interfaces. The external processor performs all addition, modification and deletion of static MAC table entries. Bit 57-54 53 Name FID Use FID R/W R/W R/W Description Filter VLAN ID – identifies one of the 16 active VLANs =1, Use (FID+MAC) for static table look ups =0, Use MAC only for static table look ups =1, Override port setting “transmit enable=0” or “receive enable=0” setting =0, No override 51 Valid R/W =1, This entry is valid, the lookup result will be used =0, This entry is not valid These 3 bits control the forwarding port(s): 001, forward to port 1 010, forward to port 2 100, forward to port 3 011, forward to port 1 and port 2 110, forward to port 2 and port 3 101, forward to port 1 and port 3 111, broadcasting (excluding the ingress port) 48-bit MAC Address 0 Default 0000 0 52 Override R/W 0 50-48 Forwarding Ports R/W 000 47-0 MAC Address R/W 0x0000_0000_000 0 Table 11. Format of Static MAC Table (8 Entries) September 2011 84 M9999-091911-1.8 Micrel, Inc. Examples: 1. Static Address Table Read (Read the 2nd Entry) Write to reg. 121 (0x79) with 0x10 Write to reg. 122 (0x7A) with 0x01 Then, Read reg. 124 (0x7C), static table bits [57:56] Read reg. 125 (0x7D), static table bits [55:48] Read reg. 126 (0x7E), static table bits [47:40] Read reg. 127 (0x7F), static table bits [39:32] Read reg. 128 (0x80), static table bits [31:24] Read reg. 129 (0x81), static table bits [23:16] Read reg. 130 (0x82), static table bits [15:8] Read reg. 131 (0x83), static table bits [7:0] KSZ8873MLLJ // Read static table selected // Trigger the read operation 2. Static Address Table Write (Write the 8th Entry) Write to reg. 124 (0x7C), static table bits [57:56] Write to reg. 125 (0x7D), static table bits [55:48] Write to reg. 126 (0x7E), static table bits [47:40] Write to reg. 127 (0x7F), static table bits [39:32] Write to reg. 128 (0x80), static table bits [31:24] Write to reg. 129 (0x81), static table bits [23:16] Write to reg. 130 (0x82), static table bits [15:8] Write to reg. 131 (0x83), static table bits [7:0] Write to reg. 121 (0x79) with 0x00 // Write static table selected Write to reg. 122 (0x7A) with 0x07 // Trigger the write operation September 2011 85 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ VLAN Table The KSZ8873 uses the VLAN table to perform look ups. If 802.1Q VLAN mode is enabled (register 5, bit 7 = 1), this table will be used to retrieve the VLAN information that is associated with the ingress packet. This information includes FID (filter ID), VID (VLAN ID), and VLAN membership as described in the following table. Bit 19 Name Valid R/W R/W Description = 1, entry is valid = 0, entry is invalid Specify which ports are members of the VLAN. If a DA lookup fails (no match in both static and dynamic tables), the packet associated with this VLAN will be forwarded to ports specified in this field. For example, 101 means port 3 and 1 are in this VLAN. Filter ID. KSZ8873 supports 16 active VLANs represented by these four bit fields. FID is the mapped ID. If 802.1Q VLAN is enabled, the look up will be based on FID+DA and FID+SA. IEEE 802.1Q 12 bits VLAN ID Default 1 18-16 Membership R/W 111 15-12 11-0 FID VID R/W R/W 0x0 0x001 Table 12. Format of Static VLAN Table (16 Entries) If 802.1Q VLAN mode is enabled, KSZ8873 will assign a VID to every ingress packet. If the packet is untagged or tagged with a null VID, the packet is assigned with the default port VID of the ingress port. If the packet is tagged with non null VID, the VID in the tag will be used. The look up process will start from the VLAN table look up. If the VID is not valid, the packet will be dropped and no address learning will take place. If the VID is valid, the FID is retrieved. The FID+DA and FID+SA lookups are performed. The FID+DA look up determines the forwarding ports. If FID+DA fails, the packet will be broadcast to all the members (excluding the ingress port) of the VLAN. If FID+SA fails, the FID+SA will be learned. Examples: 1. VLAN Table Read (read the 3rd entry) Write to reg. 121 (0x79) with 0x14 Write to reg. 122 (0x7A) with 0x02 Then, Read reg. 129 (0x81), VLAN table bits [19:16] Read reg. 130 (0x82), VLAN table bits [15:8] Read reg. 131 (0x83), VLAN table bits [7:0] // Read VLAN table selected // Trigger the read operation 2. VLAN Table Write (write the 7th entry) Write to reg. 129 (0x81), VLAN table bits [19:16] Write to reg. 130 (0x82), VLAN table bits [15:8] Write to reg. 131 (0x83), VLAN table bits [7:0] Write to reg. 121 (0x79) with 0x04 // Write VLAN table selected Write to reg. 122 (0x7A) with 0x06 // Trigger the write operation September 2011 86 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Dynamic MAC Address Table The KSZ8873 maintains the dynamic MAC address table. Read access is allowed only. Bit 71 70-67 66 Name Data Not Ready Reserved MAC Empty R/W RO RO RO Description = 1, entry is not ready, continue retrying until this bit is set to 0 = 0, entry is ready Reserved = 1, there is no valid entry in the table = 0, there are valid entries in the table Indicates how many valid entries in the table 65-56 No of Valid Entries RO 0x3ff means 1K entries 0x001 means 2 entries 0x000 and bit 66 = 0 means 1 entry 0x000 and bit 66 = 1 means 0 entry 2 bits counter for internal aging The source port where FID+MAC is learned 53-52 Source Port RO 00 : port 1 01 : port 2 10 : port 3 Filter ID 48-bit MAC Address 00 00_0000_0000 1 Default 55-54 Time Stamp RO 51-48 47-0 FID MAC Address RO RO 0x0 0x0000_0000_0000 Table 13. Format of Dynamic MAC Address Table (1K Entries) Example: Dynamic MAC Address Table Read (read the 1st entry and retrieve the MAC table size) Write to reg. 121 (0x79) with 0x18 // Read dynamic table selected Write to reg. 122 (0x7A) with 0x00 // Trigger the read operation Then, Read reg. 123 (0x7B), bit [7] // if bit 7 = 1, restart (reread) from this register dynamic table bits [66:64] Read reg. 124 (0x7C), dynamic table bits [63:56] Read reg. 125 (0x7D), dynamic table bits [55:48] Read reg. 126 (0x7E), dynamic table bits [47:40] Read reg. 127 (0x7F), dynamic table bits [39:32] Read reg. 128 (0x80), dynamic table bits [31:24] Read reg. 129 (0x81), dynamic table bits [23:16] Read reg. 130 (0x82), dynamic table bits [15:8] Read reg. 131 (0x83), dynamic table bits [7:0] September 2011 87 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ MIB (Management Information Base) Counters The KSZ8873 provides 34 MIB counters per port. These counters are used to monitor the port activity for network management. The MIB counters have two format groups: “Per Port” and “All Port Dropped Packet.” Bit 31 30 29-0 Name Overflow Count valid Counter values R/W RO RO RO Description = 1, counter overflow = 0, no counter overflow = 1, counter value is valid = 0, counter value is not valid Counter value Default 0 0 0 Table 14. Format of “Per Port” MIB Counters September 2011 88 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ “Per Port” MIB counters are read using indirect memory access. The base address offsets and address ranges for all three ports are: Port 1, base is 0x00 and range is (0x00-0x1f) Port 2, base is 0x20 and range is (0x20-0x3f) Port 3, base is 0x40 and range is (0x40-0x5f) Port 1 MIB counters are read using the indirect memory offsets in the following table. Offset 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xA 0xB 0xC 0xD 0xE 0xF 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F Counter Name RxLoPriorityByte RxHiPriorityByte RxUndersizePkt RxFragments RxOversize RxJabbers RxSymbolError RxCRCError RxAlignmentError RxControl8808Pkts RxPausePkts RxBroadcast RxMulticast RxUnicast Rx64Octets Rx65to127Octets Rx128to255Octets Rx256to511Octets Rx512to1023Octets Rx1024to1522Octets TxLoPriorityByte TxHiPriorityByte TxLateCollision TxPausePkts TxBroadcastPkts TxMulticastPkts TxUnicastPkts TxDeferred TxTotalCollision TxExcessiveCollision TxSingleCollision TxMultipleCollision Description Rx lo-priority (default) octet count including bad packets Rx hi-priority octet count including bad packets Rx undersize packets w/ good CRC Rx fragment packets w/ bad CRC, symbol errors or alignment errors Rx oversize packets w/ good CRC (max: 1536 or 1522 bytes) Rx packets longer than 1522 bytes w/ either CRC errors, alignment errors, or symbol errors (depends on max packet size setting) Rx packets w/ invalid data symbol and legal packet size. Rx packets within (64,1522) bytes w/ an integral number of bytes and a bad CRC (upper limit depends on max packet size setting) Rx packets within (64,1522) bytes w/ a non-integral number of bytes and a bad CRC (upper limit depends on max packet size setting) Number of MAC control frames received by a port with 88-08h in EtherType field Number of PAUSE frames received by a port. PAUSE frame is qualified with EtherType (8808h), DA, control opcode (00-01), data length (64B min), and a valid CRC Rx good broadcast packets (not including error broadcast packets or valid multicast packets) Rx good multicast packets (not including MAC control frames, error multicast packets or valid broadcast packets) Rx good unicast packets Total Rx packets (bad packets included) that were 64 octets in length Total Rx packets (bad packets included) that are between 65 and 127 octets in length Total Rx packets (bad packets included) that are between 128 and 255 octets in length Total Rx packets (bad packets included) that are between 256 and 511 octets in length Total Rx packets (bad packets included) that are between 512 and 1023 octets in length Total Rx packets (bad packets included) that are between 1024 and 1522 octets in length (upper limit depends on max packet size setting) Tx lo-priority good octet count, including PAUSE packets Tx hi-priority good octet count, including PAUSE packets The number of times a collision is detected later than 512 bit-times into the Tx of a packet Number of PAUSE frames transmitted by a port Tx good broadcast packets (not including error broadcast or valid multicast packets) Tx good multicast packets (not including error multicast packets or valid broadcast packets) Tx good unicast packets Tx packets by a port for which the 1st Tx attempt is delayed due to the busy medium Tx total collision, half duplex only A count of frames for which Tx fails due to excessive collisions Successfully Tx frames on a port for which Tx is inhibited by exactly one collision Successfully Tx frames on a port for which Tx is inhibited by more than one collision Table 15. Port 1’s “Per Port” MIB Counters Indirect Memory Offsets September 2011 89 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Bit 30-16 15-0 Name Reserved Counter Value R/W N/A RO Description Reserved Counter Value Default N/A 0 Table 16. Format of “All Port Dropped Packet” MIB Counters “All Port Dropped Packet” MIB counters are read using indirect memory access. The address offsets for these counters are shown in the following table: Offset 0x100 0x101 0x102 0x103 0x104 0x105 Counter Name Port1 TX Drop Packets Port2 TX Drop Packets Port3 TX Drop Packets Port1 RX Drop Packets Port2 RX Drop Packets Port3 RX Drop Packets Description TX packets dropped due to lack of resources TX packets dropped due to lack of resources TX packets dropped due to lack of resources RX packets dropped due to lack of resources RX packets dropped due to lack of resources RX packets dropped due to lack of resources Table 17. “All Port Dropped Packet” MIB Counters Indirect Memory Offsets Examples: 1. MIB Counter Read (Read port 1 “Rx64Octets” Counter) Write to reg. 121 (0x79) with 0x1c // Read MIB counters selected Write to reg. 122 (0x7A) with 0x0e // Trigger the read operation Then Read reg. 128 (0x80), overflow bit [31] // If bit 31 = 1, there was a counter overflow valid bit [30] // If bit 30 = 0, restart (reread) from this register counter bits [29:24] Read reg. 129 (0x81), counter bits [23:16] Read reg. 130 (0x82), counter bits [15:8] Read reg. 131 (0x83), counter bits [7:0] 2. MIB Counter Read (Read port 2 “Rx64Octets” Counter) Write to reg. 121 (0x79) with 0x1c // Read MIB counter selected Write to reg. 122 (0x7A) with 0x2e // Trigger the read operation Then, Read reg. 128 (0x80), overflow bit [31] // If bit 31 = 1, there was a counter overflow valid bit [30] // If bit 30 = 0, restart (reread) from this register counter bits [29:24] Read reg. 129 (0x81), counter bits [23:16] Read reg. 130 (0x82), counter bits [15:8] Read reg. 131 (0x83), counter bits [7:0] 3. MIB Counter Read (Read “Port1 TX Drop Packets” Counter) Write to reg. 121 (0x79) with 0x1d // Read MIB counter selected Write to reg. 122 (0x7A) with 0x00 // Trigger the read operation Then Read reg. 130 (0x82), counter bits [15:8] Read reg. 131 (0x83), counter bits [7:0] September 2011 90 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Additional MIB Counter Information “Per Port” MIB counters are designed as “read clear.” These counters will be cleared after they are read. “All Port Dropped Packet” MIB counters are not cleared after they are accessed and do not indicate overflow or validity; therefore, the application must keep track of overflow and valid conditions. To read out all the counters, the best performance over the SPI bus is (160+3)*8*200 = 260ms, where there are 160 registers, 3 overheads, 8 clocks per access, at 5MHz. In the heaviest condition, the counters will overflow in 2 minutes. It is recommended that the software read all the counters at least every 30 seconds. A high performance SPI master is also recommended to prevent counters overflow. September 2011 91 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Absolute Maximum Ratings(1) Supply Voltage (VDDA_1.8, VDDC)....................................... –0.5V to 2.4V (VDDA_3.3V, VDDIO) ................................... –0.5V to 4.0V Input Voltage ................................................. –0.5V to 4.0V Output Voltage .............................................. –0.5V to 4.0V Lead Temperature (soldering, 10sec.)....................... 260°C Storage Temperature (Ts) ..........................–55°C to 150°C HBM ESD Rating ...................................................... +/-3KV Operating Ratings(2) Supply Voltage (VDDA_1.8, VDDC) ............................1.690V to 1.890V (VDDA_3.3)..........................................2.5V to 3.465V (VDDIO) ..............................................1.71V to 3.465V Extended Ambient Temperature (TA)….-40°C to +125°C Maximum Junction Temperature (TJ Max)………...135°C Maximum Case Temperature (TC Max)……………150°C Junction Thermal Resistance(3) LQFP (JA) ............................................... 47.24°C/W LQFP (JC) ............................................... 19.37°C/W Electrical Characteristics(4) Current consumption is for the single 3.3V supply device only, and includes the 1.8V supply voltages (VDDA, VDDC) that are provided via power output pin 56(VDDCO). Each PHY port’s transformer consumes an additional 45mA @ 3.3V for 100BASE-TX and 70mA @ 3.3V for 10BASE-T at fully traffic. Symbol Parameter Condition Min Typ 115 Max Units mA 100BASE-TX Operation (All Ports @ 100% Utilization) 100BASE-TX Iddxio VDDA_3.3, VDDIO = 3.3V (analog core + digital core + Core power is provided from the internal 1.8V transceiver + digital I/O) LDO with input voltage VDDIO 10BASE-T Operation (All Ports @ 100% Utilization) Iddxio 10BASE-T (analog core + digital core + transceiver + digital I/O) Power Saving Mode Soft Power Down Mode Energy Detect Mode VDDA_3.3, VDDIO = 3.3V Core power is provided from the internal 1.8V LDO with input voltage VDDIO VDDA_3.3, VDDIO = 3.3V Unplug Port 1 and Port 2 Set Register 195 bit[1,0] = [1,1] VDDA_3.3, VDDIO = 3.3V Set Register 195 bit[1,0] = [1,0] VDDA_3.3, VDDIO = 3.3V Unplug Port 1 and Port 2 Set Register 195 bit[7,0] = 0x05 with port 3 PHY mode and by-pass mode. 2.0/2. 0/1.3 VIN = GND ~ VDD_IO IOH = -8mA IOL = 8mA -10 2.4/1. 9/1.5 0.4/0. 4/0.2 10 0.95 1.05 2 0.8/0. 6/0.3 10 96 5 15 mA mA mA 86 mA Power Management Mode (with MII in default PHY mode) Idd3 Idd4 Idd5 TTL Inputs (VDD_IO = 3.3V/2.5V/1.8V) VIH VIL IIN VOH VOL |IOZ| VO VIMB Input High Voltage Input Low Voltage Input Current Output High Voltage Output Low Voltage Output Tri-State Leakage Peak Differential Output Voltage Output Voltage Imbalance 100Ω termination across differential output 100Ω termination across differential output V V µA V V µA V % TTL Outputs (VDD_IO = 3.3V/2.5V/1.8V) 100BASE-TX Transmit (measured differentially after 1:1 transformer) September 2011 92 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Symbol Tr/Tf Parameter Rise/Fall Time Rise/Fall Time Imbalance Duty Cycle Distortion Overshoot Condition Min 3 0 Typ Max 5 0.5 ±0.5 5 Units ns ns ns % ns mV V Output Jitter 10BASE-T Receive VSQ VP Squelch Threshold Peak Differential Output Voltage Output Jitter Peak-to-peak 5MHz square wave 100Ω termination across differential output Peak-to-peak 0.7 400 2.4 1.4 1.4 10BASE-TX Transmit (measured differentially after 1:1 transformer) 11 ns Notes: 1. Exceeding the absolute maximum rating may damage the device. 2. The device is not guaranteed to function outside its operating rating. 3. No (HS) heat spreader in this package. 4. TA = 25°C. Specification for packaged product only. September 2011 93 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Timing Specifications EEPROM Timing Figure 16. EEPROM Interface Input Timing Diagram Figure 17. EEPROM Interface Output Timing Diagram Symbols tcyc1 ts1 th1 tov1 Parameters Clock cycle Setup time Hold time Output valid Table 18. EEPROM Timing Parameters Min Typ 16384 Max Unit ns ns ns 20 20 4096 4112 4128 ns September 2011 94 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ MII Timing Figure 18. MAC Mode MII Timing – Data Received from MII Figure 19. MAC Mode MII Timing – Data Transmitted to MII 10Base-T/100Base-TX Symbol tCYC3 tS3 tH3 tOV3 Parameter Clock Cycle Set-Up Time Hold Time Output Valid Min Typ 400/40 4 2 7 11 16 Max Units ns ns ns ns Table 19. MAC Mode MII Timing Parameters September 2011 95 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Figure 20. PHY Mode MII Timing – Data Received from MII Figure 21. PHY Mode MII Timing – Data Transmitted to MII 10BaseT/100BaseT Symbol tCYC4 tS4 tH4 tOV4 Parameter Clock Cycle Set-Up Time Hold Time Output Valid Table 20. PHY Mode MII Timing Parameters 10 0 18 19 Min Typ 400/40 Max Units ns ns ns ns September 2011 96 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ RMII Timing T ra n s m it T im in g tc y c REFCLK t1 t2 M T X D [1 :0 ] M TXEN Figure 22. RMII Timing – Data Received from RMII R eceive Tim ing tcyc R EFC LK M R X D [1: 0] MRXDV to d Figure 23. RMII Timing – Data Transmitted to RMII Symbols tcyc t1 t2 tod Parameters Clock cycle Setup time Hold time Output delay Table 21. RMII Timing Parameters Min Typ 20 Max Unit ns ns ns 4 2 6 16 ns September 2011 97 M9999-091911-1.8 Micrel, Inc. I2C Slave Mode Timing KSZ8873MLLJ Figure 24. I2C Input Timing Figure 25. I2C Start Bit Timing Figure 26. I2C Stop Bit Timing Figure 27. I2C Output Timing September 2011 98 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Symbols tCYC tS tH tTBS tTBH tSBS tSBH tOV Parameters Clock cycle Setup time Hold time Start bit setup time Start bit hold time Stop bit setup time Stop bit hold time Output Valid Min 400 33 0 33 33 2 33 64 Typ Max Half-cycle Unit ns ns ns ns ns ns ns 96 ns Table 22. I2C Timing Parameters Note: Data is only allowed to change during SCL low time except start and stop bits. September 2011 99 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ SPI Timing Figure 28. SPI Input Timing Symbols fC tCHSL tSLCH tCHSH tSHCH tSHSL tDVCH tCHDX tCLCH tCHCL tDLDH tDHDL Parameters Clock frequency SPISN inactive hold time SPISN active setup time SPISN active old time SPISN inactive setup time SPISN deselect time Data input setup time Data input hold time Clock rise time Clock fall time Data input rise time Data input fall time Table 23. SPI Input Timing Parameters Min 90 90 90 90 100 20 30 Max 5 Units MHz ns ns ns ns ns ns ns 1 1 1 1 us us us us September 2011 100 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Figure 29. SPI Output Timing Symbols fC tCLQX tCLQV tCH tCL tQLQH tQHQL tSHQZ Parameters Clock frequency SPIQ hold time Clock low to SPIQ valid Clock high time Clock low time SPIQ rise time SPIQ fall time SPIQ disable time Table 24. SPI Output Timing Parameters Min Max 5 Units MHz ns ns ns 0 0 60 90 90 50 50 100 ns ns ns September 2011 101 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Auto-Negotiation Timing A u to-N egotiation - F ast L in k P u lse T im in g FLP B u rst FLP B urst T X +/T X - t FL PW tB T B C lock P u lse T X +/T X - D ata P u lse C lock P u lse D ata P ulse tP W tC T D tP W tC T C Figure 30. Auto-Negotiation Timing Symbols Parameters FLP burst to FLP burst FLP burst width Clock/Data pulse width Clock pulse to Data pulse Clock pulse to Clock pulse Number of Clock/Data pulse per burst Min 8 Typ 16 2 100 Max 24 Units ms ms ns tBTB tFLPW tPW tCTD tCTC 55.5 111 17 64 128 69.5 139 33 µs µs Table 25. Auto-Negotiation Timing Parameters September 2011 102 M9999-091911-1.8 Micrel, Inc. MDC/MDIO Timing KSZ8873MLLJ Figure 31. MDC/MDIO Timing Timing Parameter tP t1MD1 tMD2 tMD3 Description MDC period MDIO (PHY input) setup to rising edge of MDC MDIO (PHY input) hold from rising edge of MDC MDIO (PHY output) delay from rising edge of MDC Table 26. MDC/MDIO Timing Parameters Min 10 4 Typ 400 Max Unit ns ns ns 222 ns September 2011 103 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Reset Timing The KSZ8873MLLJ reset timing requirement is summarized in the following figure and table. Figure 32. Reset Timing Symbols tsr tcs tch trc Parameters Stable supply voltages to reset High Configuration setup time Configuration hold time Reset to strap-in pin output Min 10 50 50 50 Max Units ms ns ns us tvr 3.3V rise time Table 27. Reset Timing Parameters 100 us After the de-assertion of reset, it is recommended to wait a minimum of 100 us before starting programming on the managed interface (I2C slave, SPI slave, SMI, MIIM). September 2011 104 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Reset Circuit The reset circuit in Figure is recommended for powering up the KSZ8873MLLJ if reset is triggered only by the power supply. Figure 33. Recommended Reset Circuit The reset circuit in Figure 34 is recommended for applications where reset is driven by another device (e.g., CPU, FPGA, etc),. At power-on-reset, R, C and D1 provide the necessary ramp rise time to reset the KSZ8873MLLJ device. The RST_OUT_n from CPU/FPGA provides the warm reset after power up. Figure 34. Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output September 2011 105 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Selection of Isolation Transformers An 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode choke is recommended for exceeding FCC requirements. The following table gives recommended transformer characteristics. Parameter Turns ratio Open-circuit inductance (min.) Leakage inductance (max.) Inter-winding capacitance (max.) D.C. resistance (max.) Insertion loss (max.) HIPOT (min.) Value 1 CT : 1 CT 350H 0.4H 12pF 0.9 1.0dB 1500Vrms Table 28. Transformer Selection Criteria 0MHz – 65MHz 100mV, 100kHz, 8mA 1MHz (min.) Test Condition Magnetic Manufacturer Bel Fuse Bel Fuse (MagJack) Bel Fuse (MagJack) Delta LanKom Pulse Pulse (low cost) Datatronic Transpower YCL TDK (Mag Jack) Part Number S558-5999-U7 SI-46001 SI-50170 LF8505 LF-H41S H1102 H1260 NT79075 HB726 LF-H41S TLA-6T718 Table 29. Qualified Single Port Magnetics Auto MDI-X Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Number of Port 1 1 1 1 1 1 1 1 1 1 1 Selection of Reference Crystal Chacteristics Frequency Frequency tolerance (max) Load capacitance (max) Series resistance Value 25.00000 50 20 40 Table 30. Typical Reference Crystal Characteristics Units MHz ppm pF  September 2011 106 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Package Information September 2011 107 M9999-091911-1.8 Micrel, Inc. KSZ8873MLLJ Figure 32. 64-Pin LQFP Package MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel’s terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. © 2011 Micrel, Incorporated. September 2011 108 M9999-091911-1.8