TC54

TC54 Voltage Detector Features • ±2.0% Detection Thresholds • Small Packages: 3-Pin SOT-23A, 3-Pin SOT-89, and TO-92 • Low Current Drain: 1 µA (Typical) • Wide Detection Range: 1.1V to 6.0V • Wide Operating Voltage Range: 0.7V to 10V General Description The TC54 series are CMOS voltage detectors that are especially well suited for battery-powered applications because of their extremely low 1 µA operating current and small surface-mount packaging. Each part is lasertrimmed to the desired threshold voltage, which can be specified from 1.4V to 6.0V with a 2% tolerance. The TC54 is available with either an open-drain or complementary output stage. During operation, the TC54's output (VOUT) remains in the logic-high state as long as VIN is greater than the specified threshold voltage (VDET –). When VIN falls below VDET –, the output is driven to a logic-low. VOUT remains low until VIN rises above VDET – by an amount VHYST, whereupon it resets to a logic-high. Applications • • • • • Battery Voltage Monitoring Microprocessor Reset System Brown-Out Protection Switching Circuit in Battery Backup Level Discriminator Package Types TC54VC only 3-Pin SOT-23A VIN 3 3-Pin SOT-89 VIN Functional Block Diagram VIN VOUT TC54 TC54 1 VOUT 2 VSS 2 3 VOUT VIN VSS 3-Pin TO-92 123 1 – + VREF VSS TC54VN has open-drain output. TC54VC has complementary(push-pull) output. VOUT VIN VSS Note: 3-Pin SOT-23A is equivalent to the EIAJ SC-59 Device Features Output Device Type TC54VN TC54VC Note 1: Open-Drain Push-Pull State Active Low Active Low No No 1.4V, 2.1V, 2.7V, 2.9V 3.0V, 4.2V, 4.3V Reset Delay Std. Trip Points(1) (typical) Custom Trip Points available. Minimum order requirement. Information available upon request. © 2007 Microchip Technology Inc. DS21434H-page 1 TC54 1.0 ELECTRICAL CHARACTERISTICS † Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings † Input Voltage ...................................................................+12V Output Current ..............................................................50 mA Output Voltage: CMOS................(VSS – 0.3V) to (VIN + 0.3V) Open-Drain.....................(VSS – 0.3V) to 12V Power Dissipation (TA ≤ 70°C): 3-Pin SOT-23A .......................................................240 mW 3-Pin SOT-89..........................................................500 mW 5-Pin SOT-23A .......................................................240 mW 3-Pin TO-92 ............................................................300 mW Operating Temperature Range........................-40°C to +85°C Storage Temperature Range .........................-65°C to +150°C DC CHARACTERISTICS Electrical Specifications: Unless otherwise noted, TA = +25°C. Parameter Operating Voltage Quiescent Current Sym VIN ISS Min 0.7 0.7 — — — — Threshold Voltage (Note 1) VDET – 1.37 2.06 2.65 2.84 2.94 4.12 4.21 Hysteresis Voltage VHYST 28 42 54 58 60 84 86 Output Current IOUT 3.0 5.0 6.0 7.0 — Tempco of (VDET–) Delay Time Note 1: TC (VDET –) tDLY — — Typ — — 0.8 0.9 1.0 1.1 1.4 2.1 2.7 2.9 3.0 4.2 4.3 70 105 135 145 150 210 215 7.7 10.1 11.5 13.0 -10.0 ±100 — Max 10.0 6.0 2.7 3.0 3.2 3.6 1.43 2.14 2.75 2.96 3.06 4.28 4.39 112 168 216 232 240 336 344 — — — — -2.0 — 0.2 mA mV V Units V V µA Test Conditions (VDET –) ≥ 1.6V (VDET –) < 1.6V VIN = 2.0V VIN = 3.0V VIN = 4.0V VIN = 5.0V TC54VX14 TC54VX21 TC54VX27 TC54VX29 TC54VX30 TC54VX42 TC54VX43 VDET = 1.4V (typical) VDET = 2.1V (typical) VDET = 2.7V (typical) VDET = 2.9V (typical) VDET = 3.0V (typical) VDET = 4.2V (typical) VDET = 4.3V (typical) VOL = 0.5V, VIN = 2.0V VOL = 0.5V, VIN = 3.0V VOL = 0.5V, VIN = 4.0V VOL = 0.5V, VIN = 5.0V TC54VC Only: VOH = VIN – 2.1V, VIN = 8.0V ppm/°C -40°C ≤ TA ≤ 85°C ms VDET – → VOUT inversion For other voltage options, please contact your regional Microchip sales office. DS21434H-page 2 © 2007 Microchip Technology Inc. TC54 VDET –+VHYST VDET VDD tDLY VOH OUTPUT FIGURE 1-1: Timing Diagram. © 2007 Microchip Technology Inc. DS21434H-page 3 TC54 2.0 PIN DESCRIPTIONS The descriptions of the pins are listed in Table 2-1. TABLE 2-1: PIN FUNCTION TABLE Pin No. (3-Pin SOT-89) 1 2 3 Tab Pin No. (3-Pin TO-92) 1 2 3 — Symbol VOUT VIN VSS VIN Description Digital Output Analog Input Ground Terminal Analog Input Pin No. (3-Pin SOT-23A) 1 3 2 — 2.1 Digital Output (VOUT) 2.3 Ground Terminal (VSS) VOUT goes low when VIN drops below VDET – and returns high when VIN rises above VDET – + VHYST. (See Figure 3-1). VSS provides the negative reference for the analog input voltage. Typically, the circuit ground is used. 2.4 2.2 Analog Input (VIN) VIN can be used for power supply monitoring or a voltage level that requires monitoring. No Connect (NC) No internal connection. DS21434H-page 4 © 2007 Microchip Technology Inc. TC54 3.0 DETAILED DESCRIPTION In normal steady-state operation when VIN > VDET –, the output will be at a logic-high (see Figure 3-1). In the case of the TC54VN, this is an open-drain condition. If the input falls below VDET –, the output will pull down (Logic 0) to VSS. Generally, VOUT can pull down to within 0.5V of VSS at rated output current and input voltage. (See Section 1.0 “Electrical Characteristics”). The output (VOUT) will stay valid until the input voltage falls below the minimum operating voltage (VINMIN) of 0.7V. Below this minimum operating voltage the output is undefined. During power-up (or anytime VIN has fallen below VINMIN), VOUT will remain undefined until VIN rises above VINMIN. Once this occurs, the output will become valid. VOUT will be in its active-low state, while VINMIN < VIN < VDET+ (therefore, VDET + = VDET – + VHYST). If the input rises above VDET+, the output will assume its inactive state (high for TC54VC, open-drain for TC54VN). VIN VDET + VHYST Release Voltage or RESET Voltage Detect Voltage VDET – Minimum Operating Voltage Ground Level VOUT Output Voltage Ground Level FIGURE 3-1: Timing Diagram. © 2007 Microchip Technology Inc. DS21434H-page 5 TC54 4.0 4.1 APPLICATIONS INFORMATION Modifying the Trip Point, VDET – 4.2 Other Applications Although the TC54 has a pre-programmed VDET –, it is sometimes necessary to make adjustments during prototyping. This can be accomplished by connecting an external resistor divider to a TC54, which has a VDET – lower than that of VSOURCE (Figure 4-1). To maintain detector accuracy, the bleeder current through the divider should be significantly higher than the 1 µA operating current required by the TC54. A reasonable value for this bleeder current is 100 µA (100 times the 1 µA required by the TC54). For example, if VDET – = 2V and the desired trip point is 2.5V, the value of R1 + R2 is 25 kΩ (2.5V/100 µA). The value of R1 + R2 can be rounded to the nearest standard value and plugged into the equation of Figure 4-1 to calculate values for R1 and R2. 1% tolerance resistors are recommended. VSOURCE Low operating power and small physical size make the TC54 series ideal for many voltage detector applications, such as those shown in Figures 4-2, 4-3 and 4-4. Figure 4-2 shows a low-voltage gate drive protection circuit that prevents overheating of the logiclevel MOSFET due to insufficient gate voltage. When the input signal is below the threshold of the TC54VN, its output grounds the gate of the MOSFET. Figure 4-3 and Figure 4-4 show the TC54 in conventional voltage monitoring applications. 4.3V 270Ω VCC RL VIN VOUT TC54VX VSS MTP3055EL R2 VIN TC54 VOUT FIGURE 4-2: Protection. MOSFET Low Drive R1 VSS + VIN – TC54VX R1 V SOURCE = ------------------- = V DET R1 + R2 Where: VSOURCE VDET – Note: = = Voltage to be monitored Threshold Voltage setting of TC54 VOUT VSS BATLOW FIGURE 4-3: Battery Voltage Monitor. In this example, VSOURCE must be greater than (VDET –) VIN + Pwr Sply – VSS VOUT Power Good FIGURE 4-1: Modify Trip-point of the TC54 using External Resistor Divider. TC54VX FIGURE 4-4: Power Good Monitor. DS21434H-page 6 © 2007 Microchip Technology Inc. TC54 5.0 5.1 PACKAGING INFORMATION Package Marking Information 3-Pin SOT-23A 3-Pin SOT-89 3-Pin TO-92 2 1 2 3 4 1 4 1234 3 5678 1 , 2 ,& 3 1 = 54X (fixed) represents output configuration (CMOS or Nch) and first integer of voltage Ex: CMOS 3.x = Symbol B C D E F H I Symbol L M N P R S T D 4 represents output configuration (CMOS or Nch) Ex: CMOS 3.x = C Symbol C N Output CMOS N-Channel Output CMOS CMOS CMOS CMOS CMOS CMOS CMOS Output Nch Nch Nch Nch Nch Nch Nch Voltage 1. 2. 3. 4. 5. 6. 7. Voltage 1. 2. 3. 4. 5. 6. 7. 6 5 represents first integer of detect voltage Symbol 2 3 4 5 6 Voltage 2. 3. 4. 5. 6. represents first decimal of detect voltage Symbol 0 1 2 3 4 Voltage .0 .1 .2 .3 .4 Symbol 5 6 7 8 9 Voltage .5 .6 .7 .8 .9 2 represents first decimal of output voltage (0-9) Ex: CMOS 3.x = Symbol 0 1 2 3 4 5 D4 Voltage .0 .1 .2 .3 .4 .5 Symbol 6 7 8 9 Voltage .6 .7 .8 .9 7 represents the output Delay Time Symbol 0 Delay Time No Delay 8 represents the device accuracy Symbol 1 2 Accuracy ±1.0% (custom) ±2.0% (standard) ) 3 & 4 represents assembly lot code © 2007 Microchip Technology Inc. DS21434H-page 7 TC54 /HDG 3ODVWLF 6PDOO 2XWOLQH 7UDQVLVWRU &% >627$@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ D e1 e 2 1 E E1 N b A A2 c φ A1 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV /HDG 3LWFK 2XWVLGH /HDG 3LWFK 2YHUDOO +HLJKW 0ROGHG 3DFNDJH 7KLFNQHVV 6WDQGRII 2YHUDOO :LGWK 0ROGHG 3DFNDJH :LGWK 2YHUDOO /HQJWK )RRW /HQJWK )RRW $QJOH /HDG 7KLFNQHVV 1 H H $ $ $ ( ( ' / I F        ƒ  0,1 0,//,0(7(56 120   %6&  %6& ± ± ± ± ± ± ± ± ±        ƒ  0$; L /HDG :LGWK E  ±  1RWHV  'LPHQVLRQV ' DQG ( GR QRW LQFOXGH PROG IODVK RU SURWUXVLRQV 0ROG IODVK RU SURWUXVLRQV VKDOO QRW H[FHHG  PP SHU VLGH  'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60( 627@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ D D1 E H L 1 b1 2 b e e1 N b1 E1 A C 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI /HDGV 3LWFK 2XWVLGH /HDG 3LWFK 2YHUDOO +HLJKW 2YHUDOO :LGWK 0ROGHG 3DFNDJH :LGWK DW %DVH 0ROGHG 3DFNDJH :LGWK DW 7RS 2YHUDOO /HQJWK 7DE /HQJWK )RRW /HQJWK /HDG 7KLFNQHVV /HDG  :LGWK 1 H H $ + ( ( ' ' / F E          0,//,0(7(56 0,1   %6&  %6&          0$; /HDGV   :LGWK E   1RWHV  'LPHQVLRQV ' DQG ( GR QRW LQFOXGH PROG IODVK RU SURWUXVLRQV 0ROG IODVK RU SURWUXVLRQV VKDOO QRW H[FHHG  PP SHU VLGH  'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60( 72@ 1RWH )RU WKH PRVW FXUUHQW SDFNDJH GUDZLQJV SOHDVH VHH WKH 0LFURFKLS 3DFNDJLQJ 6SHFLILFDWLRQ ORFDWHG DW KWWSZZZPLFURFKLSFRPSDFNDJLQJ E A 1 N L 12 3 b e c D R 8QLWV 'LPHQVLRQ /LPLWV 1XPEHU RI 3LQV 3LWFK %RWWRP WR 3DFNDJH )ODW 2YHUDOO :LGWK 2YHUDOO /HQJWK 0ROGHG 3DFNDJH 5DGLXV 7LS WR 6HDWLQJ 3ODQH /HDG 7KLFNQHVV 1 H ' ( $ 5 / F       0,1   %6&     ±  ,1&+(6 0$; /HDG :LGWK E   1RWHV  'LPHQVLRQV $ DQG ( GR QRW LQFOXGH PROG IODVK RU SURWUXVLRQV 0ROG IODVK RU SURWUXVLRQV VKDOO QRW H[FHHG  SHU VLGH  'LPHQVLRQLQJ DQG WROHUDQFLQJ SHU $60(