0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MCM63P919ZP166

MCM63P919ZP166

  • 厂商:

    MOTOROLA

  • 封装:

  • 描述:

    MCM63P919ZP166 - 256K x 36 and 512K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM - Motoro...

  • 数据手册
  • 价格&库存
MCM63P919ZP166 数据手册
MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Order this document by MCM63P837/D Product Preview 256K x 36 and 512K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM The MCM63P837 and MCM63P919 are 8M–bit synchronous fast static RAMs designed to provide a burstable, high performance, secondary cache for the PowerPC™ and other high performance microprocessors. The MCM63P837 (organized as 256K words by 36 bits) and the MCM63P919 (organized as 512K words by 18 bits) are fabricated in Motorola’s high performance silicon gate CMOS technology. Synchronous design allows precise cycle control with the use of an external clock (K). Addresses (SA), data inputs (DQx), and all control signals except output enable (G), sleep mode (ZZ), and linear burst order (LBO) are clock (K) controlled through positive–edge–triggered noninverting registers. Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM63P837 and MCM63P919 (burst sequence operates in linear or interleaved mode dependent upon the state of LBO) and controlled by the burst address advance (ADV) input pin. Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased timing flexibility for incoming signals. Synchronous byte write (SBx), synchronous global write (SGW), and synchronous write enable (SW) are provided to allow writes to either individual bytes or to all bytes. The bytes are designated as “a”, “b”, etc. SBa controls DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte writes SBx are asserted with SW. All bytes are written if either SGW is asserted or if all SBx and SW are asserted. For read cycles, pipelined SRAMs output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (K). The MCM63P837 and MCM63P919 operate from a 3.3 V core power supply. All outputs operate on a 2.5 V or 3.3 V power supply. All inputs and outputs are JEDEC standard JESD8–A and JESD8–5 compatible. • MCM63P837/MCM63P919–225 = 2.6 ns Access/4.4 ns Cycle (225 MHz) MCM63P837/MCM63P919–200 = 3 ns Access/5 ns Cycle (200 MHz) MCM63P837/MCM63P919–166 = 3.5 ns Access/6 ns Cycle (166 MHz) • 3.3 V ±5% Core Power Supply, 2.5 V or 3.3 V I/O Supply • ADSP, ADSC, and ADV Burst Control Pins • Selectable Burst Sequencing Order (Linear/Interleaved) • Single–Cycle Deselect Timing • Internally Self–Timed Write Cycle • Byte Write and Global Write Control • Sleep Mode (ZZ) • Simplified JTAG • JEDEC Standard 100–Pin TQFP and 119–Bump PBGA Packages MCM63P837 MCM63P919 TQ PACKAGE TQFP CASE 983A–01 Freescale Semiconductor, Inc... ZP PACKAGE PBGA CASE 999–02 The PowerPC name is a trademark of IBM Corp., used under license therefrom. This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice. REV 1 8/27/99 © Motorola, Inc. 1999 MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 1 Freescale Semiconductor, Inc. FUNCTIONAL BLOCK DIAGRAM LBO ADV K ADSC ADSP K2 BURST COUNTER CLR 2 2 18/19 256K x 36 / 512K x 18 ARRAY SA SA1 SA0 ADDRESS REGISTER 18/19 16/17 SGW SW WRITE REGISTER a 36/18 36/18 Freescale Semiconductor, Inc... SBa SBb WRITE REGISTER b 4/2 WRITE REGISTER c* DATA–IN REGISTER K DATA–OUT REGISTER SBc* SBd* WRITE REGISTER d* K2 K SE1 SE2 SE3 G ZZ * Valid only for MCM63P837. ENABLE REGISTER ENABLE REGISTER DQa – DQd/ DQa–DQb MCM63P837•MCM63P919 2 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. MCM63P837 PIN ASSIGNMENTS SA SA SE1 SE2 SBd SBc SBb SBa SE3 VDD VSS K SGW SW G ADSC ADSP ADV SA SA 1 A DQb DQb DQb VDDQ VSS DQb DQb DQb DQb VSS VDDQ DQb DQb VSS NC VDD ZZ DQa DQa VDDQ VSS DQa DQa DQa DQa VSS VDDQ DQa DQa DQa B C D E DQc F G DQc H J K DQd L DQd M DQc VDDQ VDDQ NC NC DQc 2 SA SE2 SA DQc DQc DQc DQc DQc 3 SA SA SA VSS VSS VSS SBc VSS NC VSS SBd VSS VSS VSS LBO SA TDI 4 ADSP ADSC VDD NC SE1 G ADV SGW VDD K NC SW SA1 SA0 VDD SA TCK 5 SA SA SA VSS VSS VSS SBb VSS NC VSS SBa VSS VSS VSS NC SA 6 SA SA SA DQb DQb 7 VDDQ NC NC DQb DQb Freescale Semiconductor, Inc... DQc DQc DQc VDDQ VSS DQc DQc DQc DQc VSS VDDQ DQc DQc NC VDD NC VSS DQd DQd VDDQ VSS DQd DQd DQd DQd VSS VDDQ DQd DQd DQd 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 1 80 2 79 3 78 4 77 5 76 6 75 7 74 8 73 9 72 10 71 11 70 12 69 13 68 14 67 15 66 16 65 17 64 18 63 19 62 20 61 21 60 22 59 23 58 24 57 25 56 26 55 27 54 28 53 29 52 30 51 31 32 33 34 35 36 3738 39 40 41 42 43 44 4546 47 48 49 50 LBO SA SA SA SA SA1 SA0 NC NC VSS VDD NC SA SA SA SA SA SA SA SA DQb VDDQ DQb DQb DQb DQb VDDQ VDD DQd DQd VDD VDDQ DQa DQa DQa DQa VDDQ DQd N P R T NC U VDDQ TMS NC DQd DQd NC DQd DQd SA DQa VDDQ DQa DQa SA NC DQa DQa NC ZZ TDO TRST VDDQ 100–PIN TQFP TOP VIEW 119–BUMP PBGA TOP VIEW Not to Scale MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 3 Freescale Semiconductor, Inc. MCM63P837 TQFP PIN DESCRIPTIONS Pin Locations 85 Symbol ADSC Type Input Description Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect. Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high). Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved). Synchronous Data I/O: “x” refers to the byte being read or written (byte a, b, c, d). 84 ADSP Input 83 (a) 51, 52, 53, 56, 57, 58, 59, 62, 63 (b) 68, 69, 72, 73, 74, 75, 78, 79, 80 (c) 1, 2, 3, 6, 7, 8, 9, 12, 13 (d) 18, 19, 22, 23, 24, 25, 28, 29, 30 86 ADV DQx Input I/O G Input Freescale Semiconductor, Inc... Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance. Clock: This signal registers the address, data in, and all control signals except G, LBO, and ZZ. Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium). Synchronous Address Inputs: These inputs are registered and must meet setup and hold times. Synchronous Address Inputs: these pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times. Synchronous Byte Write Inputs: “x” refers to the byte being written (byte a, b, c, d). SGW overrides SBx. Synchronous Chip Enable: Active low to enable chip. Negated high — blocks ADSP or deselects chip when ADSC is asserted. Synchronous Chip Enable: Active high for depth expansion. Synchronous Chip Enable: Active low for depth expansion. Synchronous Global Write: This signal writes all bytes regardless of the status of the SBx and SW signals. If only byte write signals SBx are being used, tie this pin high. Synchronous Write: This signal writes only those bytes that have been selected using the byte write SBx pins. If only byte write signals SBx are being used, tie this pin low. Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation. Core Power Supply. I/O Power Supply. Ground. No Connection: There is no connection to the chip. 89 31 K LBO Input Input 32, 33, 34, 35, 44, 43, 45, 46, 47, 48, 49, 50, 81, 82, 99, 100 36, 37 SA SA1, SA0 Input Input 93, 94, 95, 96 (a) (b) (c) (d) 98 SBx SE1 Input Input 97 92 88 SE2 SE3 SGW Input Input Input 87 SW Input 64 ZZ Input 15, 41, 65, 91 4, 11, 20, 27, 54, 61, 70, 77 5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90 14, 16, 38, 39, 42, 66 VDD VDDQ VSS NC Supply Supply Supply — MCM63P837•MCM63P919 4 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. MCM63P837 PBGA PIN DESCRIPTIONS Pin Locations 4B Symbol ADSC Type Input Description Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect. Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high). Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved). Synchronous Data I/O: “x” refers to the byte being read or written (byte a, b, c, d). 4A ADSP Input 4G (a) 6K, 7K, 6L, 7L, 6M, 6N, 7N, 6P, 7P (b) 6D, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H (c) 1D, 2D, 1E, 2E, 2F, 1G, 2G, 1H, 2H (d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P 4F ADV DQx Input I/O G Input Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance. Clock: This signal registers the address, data in, and all control signals except G, LBO, and ZZ. Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium). Synchronous Address Inputs: These inputs are registered and must meet setup and hold times. Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times. Synchronous Byte Write Inputs: “x” refers to the byte being written (byte a, b, c, d). SGW overrides SBx. Synchronous Chip Enable: Active low to enable chip. Negated high — blocks ADSP or deselects chip when ADSC is asserted. Synchronous Chip Enable: Active high for depth expansion. Synchronous Global Write: This signal writes all bytes regardless of the status of the SBx and SW signals. If only byte write signals SBx are being used, tie this pin high. Synchronous Write: This signal writes only those bytes that have been selected using the byte write SBx pins. If only byte write signals SBx are being used, tie this pin low. Boundary Scan Pin, Test Clock: If boundary scan is not used, TCK must be tied to VDD or VSS. Boundary Scan Pin, Test Data In. Boundary Scan Pin, Test Data Out. Boundary Scan Pin, Test Mode Select. Boundary Scan Pin, Asynchronous Test Reset: If boundary scan is not used, TRST must be tied to VSS. Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation. Core Power Supply. I/O Power Supply. Ground. No Connection: There is no connection to the chip. Freescale Semiconductor, Inc... 4K 3R K LBO Input Input 2A, 3A, 5A, 6A, 3B, 5B, 6B, 2C, 3C, 5C, 6C, 2R, 6R, 3T, 4T, 5T 4N, 4P SA SA1, SA0 Input Input 5L, 5G, 3G, 3L (a) (b) (c) (d) 4E SBx SE1 Input Input 2B 4H SE2 SGW Input Input 4M SW Input 4U 3U 5U 2U 6U 7T TCK TDI TDO TMS TRST ZZ Input Input Output Input Input Input 4C, 2J, 4J, 6J, 4R 1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U 3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H, 3K, 5K, 3M, 5M, 3N, 5N, 3P, 5P 1B, 7B, 1C, 7C, 4D, 3J, 5J, 4L, 1R, 5R, 7R, 1T, 2T, 6T VDD VDDQ VSS NC Supply Supply Supply — MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 5 Freescale Semiconductor, Inc. MCM63P919 PIN ASSIGNMENTS SA SA SE1 SE2 NC NC SBb SBa SE3 VDD VSS K SGW SW G ADSC ADSP ADV SA SA 1 A SA NC NC VDDQ VSS NC DQa DQa DQa VSS VDDQ DQa DQa VSS NC VDD ZZ DQa DQa VDDQ VSS DQa DQa NC NC VSS VDDQ NC NC NC B C D E NC F G NC H J K L M DQb VDDQ VDDQ NC NC DQb 2 SA SE2 SA NC DQb NC DQb NC 3 SA SA SA VSS VSS VSS SBb VSS NC VSS VSS VSS VSS VSS LBO SA TDI 4 ADSP ADSC VDD NC SE1 G ADV SGW VDD K NC SW SA1 SA0 VDD NC TCK 5 SA SA SA VSS VSS VSS VSS VSS NC VSS SBa VSS VSS VSS NC SA 6 SA SA SA DQa NC 7 VDDQ NC NC NC DQa Freescale Semiconductor, Inc... NC NC NC VDDQ VSS NC NC DQb DQb VSS VDDQ DQb DQb NC VDD NC VSS DQb DQb VDDQ VSS DQb DQb DQb NC VSS VDDQ NC NC NC 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 1 80 2 79 3 78 4 77 5 76 6 75 7 74 8 73 9 72 10 71 11 70 12 69 13 68 14 67 15 66 16 65 17 64 18 63 19 62 20 61 21 60 22 59 23 58 24 57 25 56 26 55 27 54 28 53 29 52 30 51 31 32 33 34 35 36 3738 39 40 41 42 43 44 4546 47 48 49 50 LBO SA SA SA SA SA1 SA0 NC NC VSS VDD NC SA SA SA SA SA SA SA SA DQa VDDQ NC DQa DQa NC VDDQ VDD NC DQb DQb NC VDD VDDQ NC DQa NC DQa NC SA SA DQa NC VDDQ NC DQa NC ZZ VDDQ DQb N P R T NC U VDDQ TMS SA DQb NC NC NC DQb SA TDO TRST VDDQ 100–PIN TQFP TOP VIEW 119–BUMP PBGA TOP VIEW Not to Scale MCM63P837•MCM63P919 6 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. MCM63P919 TQFP PIN DESCRIPTIONS Pin Locations 85 Symbol ADSC Type Input Description Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect. Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high). Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved). Synchronous Data I/O: “x” refers to the byte being read or written (byte a, b). Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance. Clock: This signal registers the address, data in, and all control signals except G, LBO, and ZZ. Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium). Synchronous Address Inputs: These inputs are registered and must meet setup and hold times. Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times. Synchronous Byte Write Inputs: “x” refers to the byte being written (byte a, b). SGW overrides SBx. Synchronous Chip Enable: Active low to enable chip. Negated high — blocks ADSP or deselects chip when ADSC is asserted. Synchronous Chip Enable: Active high for depth expansion. Synchronous Chip Enable: Active low for depth expansion. Synchronous Global Write: This signal writes all bytes regardless of the status of the SBx and SW signals. If only byte write signals SBx are being used, tie this pin high. Synchronous Write: This signal writes only those bytes that have been selected using the byte write SBx pins. If only byte write signals SBx are being used, tie this pin low. Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation. Core Power Supply. I/O Power Supply. Ground. No Connection: There is no connection to the chip. 84 ADSP Input 83 (a) 58, 59, 62, 63, 68, 69, 72, 73, 74 (b) 8, 9, 12, 13, 18, 19, 22, 23, 24 86 ADV DQx G Input I/O Input Freescale Semiconductor, Inc... 89 31 K LBO Input Input 32, 33, 34, 35, 43, 44, 45, 46, 47, 48, 49, 50, 80, 81, 82, 99, 100 36, 37 SA SA1, SA0 Input Input 93, 94 (a) (b) 98 SBx SE1 Input Input 97 92 88 SE2 SE3 SGW Input Input Input 87 SW Input 64 ZZ Input 15, 41, 65, 91 4, 11, 20, 27, 54, 61, 70, 77 5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90 1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38, 39, 42, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96 VDD VDDQ VSS NC Supply Supply Supply — MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 7 Freescale Semiconductor, Inc. MCM63P919 PBGA PIN DESCRIPTIONS Pin Locations 4B Symbol ADSC Type Input Description Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect. Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high). Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved). Synchronous Data I/O: “x” refers to the byte being read or written (byte a, b). Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance. Clock: This signal registers the address, data in, and all control signals except G, LBO, and ZZ. Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium). Synchronous Address Inputs: These inputs are registered and must meet setup and hold times. Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times. Synchronous Byte Write Inputs: “x” refers to the byte being written (byte a, b). SGW overrides SBx. Synchronous Chip Enable: Active low to enable chip. Negated high — blocks ADSP or deselects chip when ADSC is asserted. Synchronous Chip Enable: Active high for depth expansion. Synchronous Global Write: This signal writes all bytes regardless of the status of the SBx and SW signals. If only byte write signals SBx are being used, tie this pin high. Synchronous Write: This signal writes only those bytes that have been selected using the byte write SBx pins. If only byte write signals SBx are being used, tie this pin low. Boundary Scan Pin, Test Clock: If boundary scan is not used, TCK must be tied to VDD or VSS. Boundary Scan Pin, Test Data In. Boundary Scan Pin, Test Data Out. Boundary Scan Pin, Test Mode Select. Boundary Scan Pin, Asynchronous Test Reset: If boundary scan is not used, TRST must be tied to VSS. Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation. Core Power Supply. I/O Power Supply. Ground. No Connection: There is no connection to the chip. 4A ADSP Input 4G (a) 6D, 7E, 6F, 7G, 6H, 7K, 6L, 6N, 7P (b) 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P 4F ADV DQx G Input I/O Input 4K K LBO Input Input Freescale Semiconductor, Inc... 3R 2A, 3A, 5A, 6A, 3B, 5B, 6B, 2C, 3C, 5C, 6C, 2R, 6R, 2T, 3T, 5T, 6T 4N, 4P SA SA1, SA0 Input Input 5L, 3G (a) (b) 4E SBx SE1 Input Input 2B 4H SE2 SGW Input Input 4M SW Input 4U 3U 5U 2U 6U 7T TCK TDI TDO TMS TRST ZZ Input Input Output Input Input Input 4C, 2J, 4J, 6J, 4R 1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U 3D, 5D, 3E, 5E, 3F, 5F, 5G, 3H, 5H, 3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P 1B, 7B, 1C, 7C, 2D, 4D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 3J, 5J, 1K, 6K, 2L, 4L, 7L, 6M, 2N, 7N, 1P, 6P, 1R, 5R, 7R, 1T, 4T VDD VDDQ VSS NC Supply Supply Supply — MCM63P837•MCM63P919 8 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. TRUTH TABLE (See Notes 1 Through 5) Next Cycle Deselect Deselect Deselect Deselect Deselect Begin Read Begin Read Continue Read Continue Read Continue Read Continue Read Suspend Read Address Used None None None None None External External Next Next Next Next Current Current Current Current External Next Next Current Current SE1 1 0 0 X X 0 0 X X 1 1 X X 1 1 0 X 1 X 1 SE2 X X 0 X 0 1 1 X X X X X X X X 1 X X X X SE3 X 1 X 1 X 0 0 X X X X X X X X 0 X X X X ADSP X 0 0 1 1 0 1 1 1 X X 1 1 X X 1 1 X 1 X ADSC 0 X X 0 0 X 0 1 1 1 1 1 1 1 1 0 1 1 1 1 ADV X X X X X X X 0 0 0 0 1 1 1 1 X 0 0 1 1 G3 X X X X X X X 1 0 1 0 1 0 1 0 X X X X X DQx High–Z High–Z High–Z High–Z High–Z High–Z High–Z High–Z DQ High–Z DQ High–Z DQ High–Z DQ High–Z High–Z High–Z High–Z High–Z Write 2, 4 X X X X X X READ READ READ READ READ READ READ READ READ WRITE WRITE WRITE WRITE WRITE Freescale Semiconductor, Inc... Suspend Read Suspend Read Suspend Read Begin Write Continue Write Continue Write Suspend Write Suspend Write NOTES: 1. X = don’t care. 1 = logic high. 0 = logic low. 2. Write is defined as either 1) any SBx and SW low or 2) SGW is low. 3. G is an asynchronous signal and is not sampled by the clock K. G drives the bus immediately (tGLQX) following G going low. 4. On write cycles that follow read cycles, G must be negated prior to the start of the write cycle to ensure proper write data setup times. G must also remain negated at the completion of the write cycle to ensure proper write data hold times. ASYNCHRONOUS TRUTH TABLE Operation Read Read Write Deselected Sleep ZZ L L L L H G L H X X X I/O Status Data Out (DQx) High–Z High–Z High–Z High–Z LINEAR BURST ADDRESS TABLE (LBO = VSS) 1st Address (External) X . . . X00 X . . . X01 X . . . X10 X . . . X11 2nd Address (Internal) X . . . X01 X . . . X10 X . . . X11 X . . . X00 3rd Address (Internal) X . . . X10 X . . . X11 X . . . X00 X . . . X01 4th Address (Internal) X . . . X11 X . . . X00 X . . . X01 X . . . X10 INTERLEAVED BURST ADDRESS TABLE (LBO = VDD) 1st Address (External) X . . . X00 X . . . X01 X . . . X10 X . . . X11 2nd Address (Internal) X . . . X01 X . . . X00 X . . . X11 X . . . X10 3rd Address (Internal) X . . . X10 X . . . X11 X . . . X00 X . . . X01 4th Address (Internal) X . . . X11 X . . . X10 X . . . X01 X . . . X00 MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 9 Freescale Semiconductor, Inc. WRITE TRUTH TABLE Cycle Type Read Read Write Byte a Write Byte b Write Byte c (See Note 1) Write Byte d (See Note 1) Write All Bytes Write All Bytes NOTE: 1. Valid only for MCM63P837. SGW H H H H H H H L SW H L L L L L L X SBa X H L H H H L X SBb X H H L H H L X SBc (See Note 1) X H H H L H L X SBd (See Note 1) X H H H H L L X ABSOLUTE MAXIMUM RATINGS (See Note 1) Freescale Semiconductor, Inc... Rating Power Supply Voltage I/O Supply Voltage Input Voltage Relative to VSS for Any Pin Except VDD Input Voltage (Three–State I/O) Output Current (per I/O) Package Power Dissipation Temperature Under Bias Storage Temperature Symbol VDD VDDQ Vin, Vout VIT Iout PD Tbias Tstg Value VSS – 0.5 to 4.6 VSS – 0.5 to VDD VSS – 0.5 to VDD + 0.5 VSS – 0.5 to VDDQ + 0.5 ±20 1.6 –10 to 85 –55 to 125 Unit V V V V mA W °C °C Notes 2 2 2 This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit. 3 NOTES: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. 2. This is a steady–state DC parameter that is in effect after the power supply has achieved its nominal operating level. Power sequencing is not necessary. 3. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics. MCM63P837•MCM63P919 10 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. PACKAGE THERMAL CHARACTERISTICS Rating Symbol Max Unit Notes TQFP Junction to Ambient (@ 200 lfm) Junction to Board (Bottom) Junction to Case (Top) Single–Layer Board Four–Layer Board RθJA RθJB RθJC 40 25 17 9 °C/W °C/W °C/W 1, 2 3 4 PBGA Junction to Ambient (@ 200 lfm) Junction to Board (Bottom) Junction to Case (Top) Single–Layer Board Four–Layer Board RθJA RθJB RθJC 38 22 14 5 °C/W °C/W °C/W 1, 2 3 4 Freescale Semiconductor, Inc... NOTES: 1. Junction temperature is a function of on–chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance. 2. Per SEMI G38–87. 3. Indicates the average thermal resistance between the die and the printed circuit board. 4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC–883 Method 1012.1). DC OPERATING CONDITIONS AND CHARACTERISTICS (VDD = 3.3 V ±5%, TA = 0 to 70°C, Unless Otherwise Noted) RECOMMENDED OPERATING CONDITIONS AND DC CHARACTERISTICS (Voltages Referenced to VSS = 0 V) Parameter Symbol Min Typ Max Unit 2.5 V I/O SUPPLY Supply Voltage I/O Supply Voltage Input Low Voltage Input High Voltage Input High Voltage I/O Pins Output Low Voltage (IOL = 2 mA) Output High Voltage (IOH = –2 mA) VDD VDDQ VIL VIH VIH2 VOL VOH 3.135 2.375 –0.3* 1.7 1.7 — 1.7 3.3 2.5 — — — — — 3.465 2.9 0.7 VDD + 0.3** VDDQ + 0.3** 0.7 — V V V V V V V 3.3 V I/O SUPPLY Supply Voltage I/O Supply Voltage Input Low Voltage Input High Voltage Input High Voltage I/O Pins Output Low Voltage (IOL = 8 mA) Output High Voltage (IOH = –4 mA) VDD VDDQ VIL VIH VIH2 VOL VOH 3.135 3.135 –0.5* 2 2 — 2.4 3.3 3.3 — — — — — 3.465 VDD 0.8 VDD + 0.5** VDDQ + 0.5** 0.4 — V V V V V V V * Undershoot: VIL ≤ –1.5 V for t < 20% tKHKH. ** Overshoot: VIH/VIH2 ≤ VDD/VDDQ + 1.0 V (not to exceed 4.6 V) for t < 20% tKHKH. MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 11 Freescale Semiconductor, Inc. SUPPLY CURRENTS Parameter Input Leakage Current (0 V ≤ Vin ≤ VDD) Output Leakage Current (0 V ≤ Vin ≤ VDDQ) AC Supply Current (Device Selected, All Outputs Open, Freq = Max) Includes VDD Only MCM63P837/919–225 MCM63P837/919–200 MCM63P837/919–166 Symbol Ilkg(I) Ilkg(O) IDDA Min — — — Typ — — — Max ±1 ±1 TBD Unit µA µA mA 2, 3, 4 Notes 1 CMOS Standby Supply Current (Device Deselected, Freq = 0, VDD = Max, All Inputs Static at CMOS Levels) Sleep Mode Supply Current (Device Deselected, Freq = Max, VDD = Max, All Other Inputs Static at CMOS Levels, ZZ ≥ VDD – 0.2 V) TTL Standby Supply Current (Device Deselected, Freq = 0, VDD = Max, All Inputs Static at TTL Levels) Clock Running (Device Deselected, Freq = Max, VDD = Max, All Inputs Toggling at CMOS Levels) Static Clock Running (Device Deselected, Freq = Max, VDD = Max, All Inputs Static at TTL Levels) MCM63P837/919–225 MCM63P837/919–200 MCM63P837/919–166 MCM63P837/919–225 MCM63P837/919–200 MCM63P837/919–166 ISB2 IZZ — — — — TBD TBD mA mA 5, 6 1, 5, 6 ISB3 ISB4 — — — — TBD TBD mA mA 5, 7 5, 6 Freescale Semiconductor, Inc... ISB5 — — TBD mA 5, 7 NOTES: 1. LBO and ZZ pins have an internal pull–up and pull–down, and will exhibit leakage currents of ±5 µA. 2. Reference AC Operating Conditions and Characteristics for input and timing. 3. All addresses transition simultaneously low (LSB) then high (MSB). 4. Data states are all zero. 5. Device is deselected as defined by the Truth Table. 6. CMOS levels for I/Os are VIT ≤ VSS + 0.2 V or ≥ VDDQ – 0.2 V. CMOS levels for other inputs are Vin ≤ VSS + 0.2 V or ≥ VDD – 0.2 V. 7. TTL levels for I/Os are VIT ≤ VIL or ≥ VIH2. TTL levels for other inputs are Vin ≤ VIL or ≥ VIH. CAPACITANCE (f = 1.0 MHz, TA = 0 to 70°C, Periodically Sampled Rather Than 100% Tested) Parameter Input Capacitance Input/Output Capacitance Symbol Cin CI/O Min — — Typ 2 3 Max 4 5 Unit pF pF MCM63P837•MCM63P919 12 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. AC OPERATING CONDITIONS AND CHARACTERISTICS (VDD = 3.3 V ±5%, TA = 0 to 70°C, Unless Otherwise Noted) Input Timing Measurement Reference Level . . . . . . . . . . . . . . . 1.5 V Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 3.0 V Input Rise/Fall Time . . . . . . . . . . . . . . . . . . . . 2.5 V/ns (20% to 80%) Output Timing Reference Level . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V Output Load . . . . . . . . . . . . . . See Figure 1 Unless Otherwise Noted READ/WRITE CYCLE TIMING (See Notes 1 and 2) MCM63P837–225 MCM63P919–225 Parameter P Cycle Time Clock High Pulse Width Clock Low Pulse Width Clock Access Time Symbol S bl tKHKH tKHKL tKLKH tKHQV tGLQV tKHQX1 tKHQX2 tGLQX tGHQZ tKHQZ tZZS tZZREC tZZQZ tADKH tADSKH tDVKH tWVKH tEVKH tKHAX tKHADSX tKHDX tKHWX tKHEX Min 4.4 1.7 1.7 — — 1 1 0 — 1 — — — 1 Max — — — 2.6 2.3 — — — 2.3 3 2 2 15 — MCM63P837–200 MCM63P919–200 Min 5 2 2 — — 1 1 0 — 1 — — — 1 Max — — — 3 3 — — — 3 3 2 2 15 — MCM63P837–166 MCM63P919–166 Min 6 2.4 2.4 — — 1 1 0 — 1 — — — 1.5 Max — — — 3.5 3 — — — 3 3 2 2 15 — Unit Ui ns ns ns ns ns ns ns ns ns ns cycles cycles ns ns 4, 5 4 4, 5 4, 5 4, 5 3 3 Notes N Freescale Semiconductor, Inc... Output Enable to Output Valid Clock High to Output Active Clock High to Output Change Output Enable to Output Active Output Disable to Q High–Z Clock High to Q High–Z Sleep Mode Standby Sleep Mode Recovery Sleep Mode to Q High–Z Setup Times: Address ADSP, ADSC, ADV Data In Write Chip Enable Address ADSP, ADSC, ADV Data In Write Chip Enable Hold Times: 0.2 — 0.2 — 0.5 — ns NOTES: 1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high, and SE3 low whenever ADSP or ADSC is asserted. 2. All read and write cycle timings are referenced from K or G. 3. In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at VDDQ/2. In some design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is given in the AC Test Conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels. 4. This parameter is sampled and not 100% tested. 5. Measured at ±200 mV from steady state. OUTPUT Z0 = 50 Ω RL = 50 Ω 1.5 V Figure 1. AC Test Load MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 13 Freescale Semiconductor, Inc. 5 CLOCK ACCESS TIME DELAY (ns) 4 OUTPUT CL 3 TBD 2 1 0 0 20 40 60 80 100 LUMPED CAPACITANCE, CL (pF) Figure 2. Lumped Capacitive Load and Typical Derating Curve Freescale Semiconductor, Inc... OUTPUT LOAD OUTPUT BUFFER TEST POINT UNLOADED RISE AND FALL TIME MEASUREMENT INPUT WAVEFORM 2.4 0.6 2.4 0.6 OUTPUT WAVEFORM 2.4 0.6 tr tf 2.4 0.6 NOTES: 1. Input waveform has a slew rate of 1 V/ns. 2. Rise time is measured from 0.6 to 2.4 V unloaded. 3. Fall time is measured from 2.4 to 0.6 V unloaded. Figure 3. Unloaded Rise and Fall Time Characterization MCM63P837•MCM63P919 14 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc... READ/WRITE CYCLES tKHKL tKLKH tKHKH K MOTOROLA FAST SRAM B C D t KHQV BURST WRAPS AROUND Q(A) tKHQX2 Q(B) Q(B+1) Q(B+2) Q(B+3) tGHQZ Q(B) ADSP, SA SE2, SE3 IGNORED BURST READ BURST WRITE D(C) D(C+1) D(C+2) D(C+3) tGLQX Q(D) SINGLE READ SA A ADSP ADSC ADV SE1 E Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com W G t KHQV DQx Q(n) tKHQZ tKHQX1 DESELECTED SINGLE READ MCM63P837•MCM63P919 15 NOTE: E low = SE2 high and SE3 low. W low = SGW low and/or SW and SBx low. Freescale Semiconductor, Inc... READ CYCLES K MCM63P837•MCM63P919 16 B C D E F Q (A) Q (C) Q (D) Q (E) Q(E+1) Q(E+2) Q(E+3) Q (E) Q (F) Q(F+1) Q(F+2) BURST READ SINGLE DESELECT SINGLE READ READ SINGLE READ BURST READ SA A ADSP ADSC ADV SE1 E Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com W G DQ Q (A) Q(F+3) SINGLE READ MOTOROLA FAST SRAM DESELECT DESELECT Freescale Semiconductor, Inc... WRITE CYCLES K MOTOROLA FAST SRAM B C D E F D (B) D (C) D (D) D (E) D (E+1) D (E+2) D (E+3) D (F) D (F+1) D (F+2) D (F+3) SINGLE WRITE SINGLE WRITE DESELECT SINGLE WRITE BURST WRITE DESELECT BURST WRITE SA A ADSP ADSC ADV SE1 E Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com W G DQ D (A) SINGLE WRITE DESELECT MCM63P837•MCM63P919 17 DESELECT ÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉ tZZQZ tZZS Freescale Semiconductor, Inc... ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ I ZZ tZZREC MCM63P837•MCM63P919 18 K ADS ADDR NORMAL OPERATION NO NEW READS OR WRITES ALLOWED Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com ADV DQ ZZ W G E MOTOROLA FAST SRAM IDD NOTE: ADS low = ADSC low or ADSP low. ADS high = both ADSC, ADSP high. E low = SE1 low, SE2 high, SE3 low. IZZ (max) specifications will not be met if inputs toggle. SLEEP MODE TIMING IN SLEEP MODE NO READS OR WRITES ALLOWED NORMAL OPERATION Freescale Semiconductor, Inc. APPLICATION INFORMATION SLEEP MODE A sleep mode feature, the ZZ pin, has been implemented on the MCM63P837 and MCM63P919. It allows the system designer to place the RAM in the lowest possible power condition by asserting ZZ. The sleep mode timing diagram shows the different modes of operation: Normal Operation, No READ/WRITE Allowed, and Sleep Mode. Each mode has its own set of constraints and conditions that are allowed. Normal Operation: All inputs must meet setup and hold times prior to sleep and t ZZREC n anoseconds after recovering from sleep. Clock (K) must also meet cycle, high, and low times during these periods. Two cycles prior to sleep, initiation of either a read or write operation is not allowed. No READ/WRITE: During the period of time just prior to sleep and during recovery from sleep, the assertion of either ADSC, ADSP, or any write signal is not allowed. If a write operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM can not be guaranteed immediately after ZZ is asserted (prior to being in sleep). Sleep Mode: The RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current (IZZ). All inputs are allowed to toggle — the RAM will not be selected and perform any reads or writes. However, if inputs toggle, the IZZ (max) specification will not be met. Note: It is invalid to go from stop clock mode directly into sleep mode. NON–BURST SYNCHRONOUS OPERATION Although this BurstRAM has been designed for PowerPC– and other high end MPU–based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM63P837 and MCM63P919. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figure 4. CONTROL PIN TIE VALUES EXAMPLE (H ≥ VIH, L ≤ VIL) Non–Burst Sync Non–Burst, Pipelined SRAM ADSP H ADSC L ADV H SE1 L SE2 H LBO X Freescale Semiconductor, Inc... NOTE: Although X is specified in the table as a don’t care, the pin must be tied either high or low. K ADDR A B C D E F G H SE3 W G DQ Q(A) Q(B) Q(C) Q(D) D(E) D(F) D(G) D(H) READS WRITES Figure 4. Example Configuration as Non–Burst Synchronous SRAM MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 19 Freescale Semiconductor, Inc. SERIAL BOUNDARY SCAN TEST ACCESS PORT OPERATION OVERVIEW The serial boundary scan test access port (TAP) on this RAM is designed to operate in a manner consistent with IEEE Standard 1149.1–1990 (commonly referred to as JTAG), but does not implement all of the functions required for IEEE 1149.1 compliance. Certain functions have been modified or eliminated because their implementation places extra delays in the RAMs critical speed path. Nevertheless, the RAM supports the standard TAP controller architecture (the TAP controller is the state machine that controls the TAPs operation) and can be expected to function in a manner that does not conflict with the operation of devices with IEEE Standard 1149.1 compliant TAPs. The TAP operates using a 3.3 V tolerant logic level signaling. DISABLING THE TEST ACCESS PORT It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, TRST should be tied low and TCK, TDI, and TMS should be pulled through a resistor to 3.3 V. TDO should be left unconnected. TAP DC OPERATING CHARACTERISTICS (TA = 0 to 70°C, Unless Otherwise Noted) Freescale Semiconductor, Inc... Parameter Input Logic Low Input Logic High Input Leakage Current Output Logic Low Output Logic High NOTES: 1. 0 V ≤ Vin ≤ VDDQ for all logic input pins. 2. For VOL = 0.4 V, 14 mA ≤ IOL ≤ 28 mA. Symbol VIL1 VIH1 Ilkg VOL1 VOH1 Min –0.5 2 — — 2.4 Max 0.8 3.6 ±10 0.4 — Unit V V µA V V Notes 1 2 MCM63P837•MCM63P919 20 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. TAP AC OPERATING CONDITIONS AND CHARACTERISTICS (TA = 0 to 70°C, Unless Otherwise Noted) AC TEST CONDITIONS Parameter Input Timing Reference Level Input Pulse Levels Input Rise/Fall Time (20% to 80%) Output Timing Reference Level Output Load (See Figure 1 Unless Otherwise Noted) Value 1.5 0 to 3.0 1 1.5 — Unit V V V/ns V — TAP CONTROLLER TIMING Parameter TCK Cycle Time Symbol tTHTH tTH tTL tTLQV tTSRT Capture TDI TMS Capture TDI TMS tCS tDVTH tMVTH tCH tTHDX tTHMX Min 60 25 25 1 40 5 5 5 13 14 14 Max — — — 10 — — Unit ns ns ns ns ns ns 1 Notes Freescale Semiconductor, Inc... TCK Clock High Time TCK Clock Low Time TDO Access Time TRST Pulse Width Setup Times Hold Times — ns 1 NOTE: 1. tCS and tCH define the minimum pauses in RAM I/O transitions to assure accurate pad data capture. TAP CONTROLLER TIMING DIAGRAM tTHTH tTLTH TEST CLOCK (TCK) tTHTL tMVTH TEST MODE SELECT (TMS) tTHDX tDVTH TEST DATA IN (TDI) tTLQV TEST DATA OUT (TDO) tTHMX MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 21 Freescale Semiconductor, Inc. MCM63P837 BOUNDARY SCAN ORDER Bit No. 1 2 3 4 5 6 7 8 9 10 11 Signal Name SA SA SA SA SA SA SA DQa DQa DQa DQa DQa DQa DQa DQa DQa ZZ DQb DQb DQb DQb DQb DQb DQb DQb DQb SA SA ADV ADSP ADSC G SW SGW K Bump ID TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD Bit No. 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 Signal Name SE3 SBa SBb SBc SBd SE2 SE1 SA SA DQc DQC DQc DQc DQc DQc DQc DQc DQc VDD DQd DQd DQd DQd DQd DQd DQd DQd DQd LBO SA SA SA SA SA1 SA0 Bump ID TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD Freescale Semiconductor, Inc... 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 MCM63P837•MCM63P919 22 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. MCM63P919 BOUNDARY SCAN ORDER Bit No. 1 2 3 4 5 6 7 8 9 10 11 Signal Name SA SA SA SA SA SA SA DQa DQa DQa DQa ZZ DQa DQa DQa DQa DQa SA SA SA ADV ADSP ADSC G SW Bump ID TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD Bit No. 26 27 28 29 30 31 32 33 34 35 36 37 38 13 14 15 16 17 18 19 20 21 22 23 24 25 39 40 41 42 43 44 45 46 47 48 49 50 51 Signal Name SGW K SE3 SBa SBb SE2 SE1 SA SA DQb DQb DQb VDD DQb DQb DQb DQb DQb DQb LBO SA SA SA SA SA1 SA0 Bump ID TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD Freescale Semiconductor, Inc... 12 MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 23 Freescale Semiconductor, Inc. TEST ACCESS PORT PINS TCK — TEST CLOCK (INPUT) Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK. TMS — TEST MODE SELECT (INPUT) The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will not produce the same result as a logic 1 input level (not IEEE 1149.1 compliant). TDI — TEST DATA IN (INPUT) The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction register (see Figure 7). An undriven TDI pin will not produce the same result as a logic 1 input level (not IEEE 1149.1 compliant). TDO — TEST DATA OUT (OUTPUT) Output that is active depending on the state of the TAP state machine (see Figure 7). Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO. TRST — TAP RESET The TRST is an asynchronous input that resets the TAP controller and preloads the instruction register with the IDCODE command. This type of reset does not affect the operation of the system logic. The reset affects test logic only. BOUNDARY SCAN REGISTER The boundary scan register is identical in length to the number of active input and I/O connections on the RAM (not counting the TAP pins). This also includes a number of place holder locations (always set to a logic 0) reserved for density upgrade address pins. There are a total of 69 bits in the case of the x36 device and 50 bits in the case of the x18 device. The boundary scan register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture–DR state and then is placed between the TDI and TDO pins when the controller is moved to shift–DR state. The Bump/Bit Scan Order table describes which device bump connects to each boundary scan register location. The first column defines the bit’s position in the boundary scan register. The shift register bit nearest TDO (i.e., first to be shifted out) is defined as bit 1. The second column is the name of the input or I/O at the bump and the third column is the bump number. IDENTIFICATION (ID) REGISTER The ID register is a 32–bit register that is loaded with a device and vendor specific 32–bit code when the controller is put in capture–DR state with the IDCODE command loaded in the instruction register. The code is loaded from a 32–bit on–chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into shift–DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins. ID Register Presence Indicator Bit No. Value 0 1 Freescale Semiconductor, Inc... TEST ACCESS PORT REGISTERS OVERVIEW The various TAP registers are selected (one at a time) via the sequences of 1s and 0s input to the TMS pin as the TCK is strobed. Each of the TAPs registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on subsequent falling edge of TCK. When a register is selected it is “placed” between the TDI and TDO pins. INSTRUCTION REGISTER The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run test/idle or the various data register states. The instructions are 3 bits long. The register can be loaded when it is placed between the TDI and TDO pins. The parallel outputs of the instruction register are automatically preloaded with the IDCODE instruction when TRST is asserted or whenever the controller is placed in the test–logic–reset state. The two least significant bits of the serial instruction register are loaded with a binary “or” pattern in the capture–IR state. BYPASS REGISTER The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible. Motorola JEDEC ID Code (Compressed Format, per IEEE Standard 1149.1–1990 Bit No. Value 11 0 10 0 9 0 8 0 7 0 6 0 5 0 4 1 3 1 2 1 1 0 Reserved For Future Use Bit No. Value 17 x 16 x 15 x 14 x 13 x 12 x Device Width Bit No. 256K x 36 512K x 18 22 0 0 21 0 0 20 1 0 19 0 1 18 0 1 Device Depth Bit No. 256K x 36 512K x 18 27 0 0 26 0 0 25 1 1 24 1 1 23 0 1 Revision Number Bit No. Value 31 0 30 0 29 0 28 1 Figure 5. ID Register Bit Meanings MCM63P837•MCM63P919 24 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. TAP CONTROLLER INSTRUCTION SET OVERVIEW There are two classes of instructions defined in the IEEE Standard 1149.1–1990; the standard (public) instructions and device specific (private) instructions. Some public instructions, are mandatory for IEEE 1149.1 compliance. Optional public instructions must be implemented in prescribed ways. Although the TAP controller in this device follows the IEEE 1149.1 conventions, it is not IEEE 1149.1 compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor all input and I/O pads, but can not be used to load address, data, or control signals into the RAM or to preload the I/O buffers. In other words, the device will not perform IEEE 1149.1 EXTEST, INTEST, or the preload portion of the SAMPLE/PRELOAD command. When the TAP controller is placed in capture–IR state, the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the shift–IR state the instruction register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to update–IR state. The TAP instruction sets for this device are listed in the following tables. possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results can not be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tCS plus tCH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift–DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the update–DR state with the SAMPLE/PRELOAD instruction loaded in the instruction register has the same effect as the pause–DR command. This functionality is not IEEE 1149.1 compliant. EXTEST EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device. IDCODE The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture–DR mode and places the ID register between the TDI and TDO pins in shift–DR mode. The IDCODE instruction is the default instruction loaded in at TRST assertion and any time the controller is placed in the test–logic–reset state. Freescale Semiconductor, Inc... STANDARD (PUBLIC) INSTRUCTIONS BYPASS The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift–DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path. SAMPLE/PRELOAD SAMPLE/PRELOAD is an IEEE 1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the Instruction register, moving the TAP controller out of the capture–DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK), it is THE DEVICE SPECIFIC (PUBLIC) INSTRUCTION SAMPLE–Z If the HIGH–Z instruction is loaded in the instruction register, all DQ pins are forced to an inactive drive state (High–Z) and the bypass register is connected between TDI and TDO when the TAP controller is moved to the shift–DR state. THE DEVICE SPECIFIC (PRIVATE) INSTRUCTION NO OP Do not use these instructions; they are reserved for future use. MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 25 Freescale Semiconductor, Inc. STANDARD AND DEVICE SPECIFIC (PUBLIC) INSTRUCTION CODES Instruction IDCODE HIGH–Z BYPASS SAMPLE/PRELOAD Code* 001** 010 011 100 Description Preloads ID register and places it between TDI and TDO. Does not affect RAM operation. Captures I/O ring contents. Places the bypass register between TDI and TDO. Forces all DQ pins to High–Z. NOT IEEE 1149.1 COMPLIANT. Places bypass register between TDI and TDO. Does not affect RAM operation. NOT IEEE 1149.1 COMPLIANT. Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect RAM operation. Does not implement IEEE 1149.1 Preload function. NOT IEEE 1149.1 COMPLIANT. * Instruction codes expressed in binary, MSB on left, LSB on right. ** Default instruction automatically loaded when TRST asserted or in test–logic–reset state. STANDARD (PRIVATE) INSTRUCTION CODES Instruction Code* 000 101 110 111 Description Do not use these instructions; they are reserved for future use. Do not use these instructions; they are reserved for future use. Do not use these instructions; they are reserved for future use. Do not use these instructions; they are reserved for future use. NO OP NO OP NO OP NO OP Freescale Semiconductor, Inc... * Instruction codes expressed in binary, MSB on left, LSB on right. 1 TEST–LOGIC RESET 0 RUN–TEST/ IDLE 1 SELECT DR–SCAN 0 1 CAPTURE–DR 0 SHIFT–DR 0 1 1 EXIT1–DR 0 PAUSE–DR 1 0 EXIT2–DR 1 UPDATE–DR 1 0 1 0 0 EXIT1–IR 0 PAUSE–IR 1 EXIT2–IR 1 UPDATE–IR 0 0 1 1 1 1 SELECT IR–SCAN 0 CAPTURE–IR 0 SHIFT–IR 0 1 0 NOTE: The value adjacent to each state transition represents the signal present at TMS at the rising edge of TCK. Figure 6. TAP Controller State Diagram MCM63P837•MCM63P919 26 For More Information On This Product, Go to: www.freescale.com MOTOROLA FAST SRAM Freescale Semiconductor, Inc. ORDERING INFORMATION (Order by Full Part Number) MCM Motorola Memory Prefix Part Number 63P837 63P919 XX X X Blank = Trays, R = Tape and Reel Speed (225 = 225 MHz, 200 = 200 MHz, 166 = 166 MHz) Package (TQ = TQFP, ZP = PBGA) Full Part Numbers — MCM63P837TQ225 MCM63P837TQ225R MCM63P837ZP225 MCM63P837ZP225R MCM63P919TQ225 MCM63P919TQ225R MCM63P919ZP225 MCM63P919ZP225R MCM63P837TQ200 MCM63P837TQ200R MCM63P837ZP200 MCM63P837ZP200R MCM63P919TQ200 MCM63P919TQ200R MCM63P919ZP200 MCM63P919ZP200R MCM63P837TQ166 MCM63P837TQ166R MCM63P837ZP166 MCM63P837ZP166R MCM63P919TQ166 MCM63P919TQ166R MCM63P919ZP166 MCM63P919ZP166R Freescale Semiconductor, Inc... MOTOROLA FAST SRAM For More Information On This Product, Go to: www.freescale.com MCM63P837•MCM63P919 27 Freescale Semiconductor, Inc. PACKAGE DIMENSIONS TQ PACKAGE TQFP CASE 983A–01 4X e 0.20 (0.008) H A–B D 2X 30 TIPS 0.20 (0.008) C A–B D –D– 80 81 51 50 e/2 B E/2 B VIEW Y E1 E E1/2 BASE METAL PLATING –A– –B– –X– X=A, B, OR D b1 c Freescale Semiconductor, Inc... 100 1 30 31 D1/2 D1 D 2X 20 TIPS D/2 0.13 (0.005) 0.20 (0.008) C A–B D A –H– –C– SEATING PLANE q2 0.10 (0.004) C q3 VIEW AB 0.05 (0.002) S S q1 0.25 (0.010) A2 R2 GAGE PLANE NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DATUM PLANE –H– IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE. 4. DATUMS –A–, –B– AND –D– TO BE DETERMINED AT DATUM PLANE –H–. 5. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE –C–. 6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE –H–. 7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018). MILLIMETERS MIN MAX ––– 1.60 0.05 0.15 1.35 1.45 0.22 0.38 0.22 0.33 0.09 0.20 0.09 0.16 22.00 BSC 20.00 BSC 16.00 BSC 14.00 BSC 0.65 BSC 0.45 0.75 1.00 REF 0.50 REF 0.20 ––– 0.08 ––– 0.08 0.20 0_ 7_ 0_ ––– 11 _ 13 _ 11 _ 13 _ INCHES MIN MAX ––– 0.063 0.002 0.006 0.053 0.057 0.009 0.015 0.009 0.013 0.004 0.008 0.004 0.006 0.866 BSC 0.787 BSC 0.630 BSC 0.551 BSC 0.026 BSC 0.018 0.030 0.039 REF 0.020 REF 0.008 ––– 0.003 ––– 0.003 0.008 0_ 7_ 0_ ––– 11 _ 13 _ 11 _ 13 _ A1 R1 L2 L L1 VIEW AB q DIM A A1 A2 b b1 c c1 D D1 E E1 e L L1 L2 S R1 R2 q q1 q2 q3 MCM63P837•MCM63P919 28 For More Information On This Product, Go to: www.freescale.com ÉÉÉÉ ÇÇÇÇ ÉÉÉÉ ÇÇÇÇ b M c1 C A–B S D S SECTION B–B MOTOROLA FAST SRAM Freescale Semiconductor, Inc. ZP PACKAGE PBGA CASE 999–02 4X 0.20 119X C E B 7 6 54 3 2 1 A B C D E F G H J K L M N P R T U b 0.3 0.15 M M ABC A NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. ALL DIMENSIONS IN MILLIMETERS. 3. DIMENSION b IS THE MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A. 4. DATUM A, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. DIM A A1 A2 A3 D D1 D2 E E1 E2 b e MILLIMETERS MIN MAX ––– 2.40 0.50 0.70 1.30 1.70 0.80 1.00 22.00 BSC 20.32 BSC 19.40 19.60 14.00 BSC 7.62 BSC 11.90 12.10 0.60 0.90 1.27 BSC D2 D D1 16X e E2 6X e E1 BOTTOM VIEW Freescale Semiconductor, Inc... TOP VIEW 0.25 A A3 0.35 A 0.20 A A A2 SIDE VIEW SEATING PLANE A1 A Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. Mfax is a trademark of Motorola, Inc. How to reach us: USA / EUROPE / Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447 JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569 Mfax™ : RMFAX0@email.sps.mot.com – TOUCHTONE 1-602-244-6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, Motorola Fax Back System – US & Canada ONLY 1-800-774-1848 2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T., Hong Kong. – http ://sps.motorola.com /mfax / 852-26668334 HOME PAGE : http ://motorola.com/sps / CUSTOMER FOCUS CENTER: 1-800-521-6274 MOTOROLA FAST SRAM ◊For More Information On This Product, Go to: www.freescale.com MCM63P837/D MCM63P837•MCM63P919 29 Freescale Semiconductor, Inc. Freescale Semiconductor, Inc... For More Information On This Product, Go to: www.freescale.com
MCM63P919ZP166 价格&库存

很抱歉,暂时无法提供与“MCM63P919ZP166”相匹配的价格&库存,您可以联系我们找货

免费人工找货