MP6650
Single-Phase, BLDC Motor Driver
with Integrated Hall Sensor
in a TSOT23-6 Package
DESCRIPTION
FEATURES
The MP6650 is a single-phase, brushless, DC
motor driver with integrated power MOSFETs
and a Hall-effect sensor. The device drives
single-phase brushless DC fan motors with up
to 2A of output current. The IC has a 3.3V to
18V input voltage range and input line reversevoltage protection (RVP) to save the external
diode on the supply line.
The device controls the rotational speed
through the PWM signal on the PWM pin. It has
a rotational speed detection feature and rotor
lock fault indication on the FG/RD pin with an
open-drain output. The output speed vs. the
input duty curve can be configured easily for
flexible use. To reduce audible fan driver noise
and power loss, the MP6650 features a soft
on/off phase transition and an automatic phaselock function of the motor winding BEMF and
current.
Full protection features include input overvoltage protection (OVP), under-voltage lockout
(UVLO), rotor deadlock (RD) protection, thermal
shutdown, and input reverse protection.
The MP6650 requires a minimal number of
external components to save solution cost. It is
available
in
TSOT23-6-L,
TSOT23-6-R,
TSOT23-6-SL, and TSOT23-6-RSL packages.
Embedded Hall Sensor with High Sensitivity
Wide 3.3V to 18V Operating Input Range
Up to 2A Configurable Current Limit
Integrated Power MOSFETs: Total 740mΩ
(HS-FET and LS-FET)
Configurable Speed Curve
Built-In Adjustable Speed Curve Corner
Setting
Automatic Phase-Lock Detection of Winding
BEMF and Current Zero-Crossing
Soft On/Off Phase Transition
Rotational Speed Indicator (FG) Signal
2kHz to 100kHz PWM Input Frequency
Range
Fixed 26kHz Output Switching Frequency
Input Line Reverse Voltage Protection (RVP)
Rotor Deadlock (RD) Protection
Thermal Protection and Automatic Recovery
Built-In Input OVP, UVLO, and Automatic
Recovery
Available in TSOT23-6-L, TSOT23-6-R,
TSOT23-6-SL, and TSOT23-6-RSL
Packages
APPLICATIONS
CPU Fan for Personal Computers or
Servers
Brushless DC Motor
All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For
MPS green status, please visit the MPS website under Quality Assurance.
“MPS”, the MPS logo, and “Simple, Easy Solutions” are trademarks of
Monolithic Power Systems, Inc. or its subsidiaries.
MP6650 Rev. 1.0
11/14/2019
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
1
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
TYPICAL APPLICATION
1 GND
OUT1
6
C1
Motor
2 VCC
OUT2
5
3 FG/RD
PWM
4
R1
MP6650 Rev. 1.0
11/14/2019
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
2
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
ORDERING INFORMATION
Part Number*
MP6650GJL-xxxx**
MP6650GJR-xxxx**
MP6650GJS-xxxx**
MP6650GJSR-xxxx**
Package
TSOT23-6-L
TSOT23-6-R
TSOT23-6-SL
TSOT23-6-RSL
Tape & Reel
Normal
Reverse
Normal
Reverse
Top Marking
MSL Rating
See Below
Level 1
* For Tape & Reel, add suffix –Z (e.g. MP6650GJS–Z).
** “xxxx” is the configuration code identifier.
The four digits of the suffix (xxxx) can be a hexadecimal value between 0 and F.
Work with an MPS FAE to create this unique number, even if ordering the “0000” code.
TOP MARKING (MP6650GJL and MP6650GJR)
BGJ: Product code of MP6650GJL and MP6650GJR
Y: Year code
TOP MARKING (MP6650GJS and MP6650GJSR)
BGK: Product code of MP6650GJS and MP6650GJSR
Y: Year code
LLL: Lot number
MP6650 Rev. 1.0
11/14/2019
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
3
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
PACKAGE REFERENCE
TOP View
VIEW
Top
1 GND
OUT1
6
2 VCC
OUT2
5
3 FG/RD PWM
4
TSOT23-6-L, TSOT23-6-R,
TSOT23-6-SL, TSOT23-6-RSL
PIN FUNCTIONS
Pin #
Name
Description
1
2
3
GND
VCC
FG/RD
4
PWM
5
OUT2
6
OUT1
Ground.
Input voltage supply.
Speed indication or rotor lock fault indication output.
Rotational speed control PWM input. PWM 2kHz to 100kHz is recommended in normal
operation. PWM is an internal pull-up with a resistance to the internal LDO.
Motor driver output 2. OUT2 is connected to the mid-point of the internal N-channel
MOSFET half-bridge.
Motor driver output 1. OUT1 is connected to the mid-point of the internal N-channel
MOSFET half-bridge.
θJA
θJC
ABSOLUTE MAXIMUM RATINGS (1)
Thermal Resistance (4)
VCC ........................................................... ±22V
VCC (less than 1μs) ....................................25V
PWM, FG/RD, VOUT1/2................ -0.3V to +22.3V
Continuous power dissipation (TA = 25°C) (2)
................................................................ 1.25W
Junction temperature ............................... 150°C
Lead temperature .................................... 260°C
Storage temperature ................ -60°C to +150°C
TSOT23-6 ............................ 100 ...... 55 ... °C/W
ESD Rating
Human body model (HBM) ...................... 2000V
Charged device model (CDM)..................1000V
Recommended Operating Conditions (3)
Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-toambient thermal resistance θJA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD (MAX) = (TJ
(MAX) - TA) / θJA. Exceeding the maximum allowable power
dissipation produces an excessive die temperature, causing
the regulator to go into thermal shutdown. Internal thermal
shutdown circuitry protects the device from permanent
damage.
3) The device is not guaranteed to function based on EC tables
outside of its operating conditions.
4) Measured on JESD51-7, 4-layer PCB.
Supply voltage (VCC) ..................... 3.3V to 18V
Operating junction temp (TJ) .... -40°C to +125°C
MP6650 Rev. 1.0
11/14/2019
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
4
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
ELECTRICAL CHARACTERISTICS
VCC = 12V, TJ = -40°C to +125°C, unless otherwise noted.
Parameters
Symbol
Condition
Min
Typ
Max
Units
Input UVLO rising threshold
Input UVLO hysteresis
VUVLO
3
1
3.25
V
V
Operating supply current
Reverse supply current
PWM input high voltage
PWM input low voltage
PWM input internal pull-up
resistance
ICC
6.5
7.5
1
0.4
mA
mA
V
V
41
50
kΩ
480
550
mΩ
260
320
mΩ
ICCREV
VPWMH
VPWML
HS switch on resistance
RHSON
LS switch on resistance
RLSON
Over-current limit protection
threshold
Output current limit
PWM output frequency
FG output low-level voltage
FG leakage current
OVP rising threshold
OVP hysteresis
Soft turn-on angle
Soft turn-off angle
Rotor lock detection time
Operate point
Release point
VCC = -18V
1.5
IO = 100mA, including
reversed MOSFET,
TJ = 25°C
IO = 100mA
TJ = 25°C
IOCP
ILMT
fS
VFG_L
VOVP
VOVP_HYS
θSON_100
θSOFF_100
tRD
BOP
BRP
3
SUCL = 11
TJ = 25°C
IFG/RD = 3mA, VPULL = 5V
A
1.7
22.1
2
26
2.3
29.9
0.35
1
A
kHz
V
µA
18.2
19.2
0.9
22.5
45
0.6
1
-1
20.2
V
V
°
°
s
PWM duty = 100%
PWM duty = 100%
0.45
-2
0.75
2
Hysteresis for operate point and
release point
BHYS
2
4
Symmetry for operate points and
release point
BSYM
0
0.4
Thermal shutdown threshold (5)
Thermal shutdown hysteresis (5)
150
25
mT
°C
°C
Note:
5) Guaranteed by design.
MP6650 Rev. 1.0
11/14/2019
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
5
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
TYPICAL PERFORMANCE CHARACTERISTICS
VCC = 12V, TA = 25°C, tested with fan unit, unless otherwise noted.
ICC vs. VCC
ICC vs. TJ
7
7
6
6.5
ICC (mA)
ICC (mA)
5
4
3
2
6
5.5
1
0
5
0
5
10
15
VCC VOLTAGE (V)
20
-50
UVLO vs. TJ
50
TJ (℃)
100
150
OVP vs. TJ
3.5
22
3
21
2.5
20
OVP (V)
UVLO (V)
0
2
1.5
19
18
1
Rising
Falling
0.5
17
Rising
Falling
16
0
-50
0
50
TJ (℃)
100
-50
150
RON vs. TJ
0
50
TJ (℃)
100
150
50
TJ (℃)
100
150
tRD vs. TJ
700
0.8
0.75
600
tRD (s)
RON (mΩ)
0.7
500
400
0.65
0.6
0.55
300
0.5
200
HS
LS
0.45
100
0.4
-50
MP6650 Rev. 1.0
11/14/2019
0
50
TJ (℃)
100
150
-50
0
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
6
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VCC = 12V, TA = 25°C, tested with fan unit, unless otherwise noted.
100% Duty Output
50% Duty Output
VCC = 12V DC, PWM = 25kHz, 100% duty
VCC = 12V DC, PWM = 25kHz, 50% duty
CH1: VFG
10V/div.
CH1: VFG
10V/div.
CH4: ILOAD
CH4: ILOAD
1A/div.
500mA/div.
CH2: VOUT1
10V/div.
CH2: VOUT1
10V/div.
CH3: VOUT2
10V/div.
CH3: VOUT2
10V/div.
2ms/div.
2ms/div.
Switching Soft On and Soft Off
Enable Soft On and Soft Off
VCC = 12V DC, PWM = 5V DC,
soft on/off phase transition
VCC = 12V DC, PWM = 5V DC,
soft on/off phase transition
CH2: VOUT1
5V/div.
CH2: VOUT1
5V/div.
CH3: VOUT2
CH3: VOUT2
5V/div.
5V/div.
CH4: ILOAD
500mA/div.
CH4: ILOAD
CH1: VFG
5V/div.
500mA/div.
800µs/div.
2ms/div.
Disable Soft On and Soft Off
Start-Up with PWM
VCC = 12V DC, PWM = 5V DC,
soft on/off phase transition
VCC = 12V DC, PWM = 0V to 5V DC
CH2: VOUT1
5V/div.
CH1: VPWM
5V/div.
CH3: VOUT2
CH3: VFG
10V/div.
5V/div.
CH2: VOUT2
10V/div.
CH4: ILOAD
1A/div.
CH4: ILOAD
1A/div.
2ms/div.
MP6650 Rev. 1.0
11/14/2019
1s/div.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
7
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VCC = 12V, TA = 25°C, tested with fan unit, unless otherwise noted.
Shutdown with PWM
Start-Up with VCC
VCC = 12V DC, PWM = 5V to 0V DC
VCC = 0V to 12V DC, PWM = 5V DC
CH1: VPWM
5V/div.
CH1: VCC
10V/div.
CH3: VFG
10V/div.
CH3: VFG
10V/div.
CH2: VOUT2
10V/div.
CH2: VOUT2
10V/div.
CH4: ILOAD
1A/div.
CH4: ILOAD
1A/div.
1s/div.
1s/div.
Shutdown with VCC
Rotor Lock and Release
VCC = 12V to 0V DC, PWM = 5V DC
VCC = 12V DC, PWM = 5V DC,
lock rotor and release
CH1: VCC
10V/div.
CH1: VFG
10V/div.
CH3: VFG
10V/div.
CH3: VPWM
5V/div.
CH2: VOUT2
10V/div.
CH2: VOUT2
10V/div.
CH4: ILOAD
1A/div.
CH4: ILOAD
1A/div.
1s/div.
2s/div.
Rotor Lock and Release
Over-Voltage Protection
VCC = 12V DC, PWM = 5V DC,
lock rotor and release
VCC = 12V DC, 19.1V to 18.3V,
PWM = 25kHz, 100% duty test with fan unit
CH1: VCC
10V/div.
CH1: VRD
10V/div.
CH3: VFG
10V/div.
CH3: VPWM
5V/div.
CH2: VOUT2
10V/div.
CH2: VOUT2
10V/div.
CH4: ILOAD
1A/div.
CH4: ILOAD
1A/div.
2s/div.
MP6650 Rev. 1.0
11/14/2019
4s/div.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
8
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VCC = 12V, TA = 25°C, tested with fan unit, unless otherwise noted.
VCC Reverse Protection
RPM Output vs. PWM Input Duty
VCC = 0V to -18V DC to 0V to +18V DC
VCC = 12V DC, PWM = 23.6kHz,
test with fan unit, default register setting
CH1: VCC
10V/div.
CH3: VFG
10V/div.
CH2: VOUT2
10V/div.
CH4: ILOAD
1A/div.
1s/div.
MP6650 Rev. 1.0
11/14/2019
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
9
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
FUNCTIONAL BLOCK DIAGRAM
VCC
Reverse
Protection
Hall
PWM
OUT1
PWM
Control
FG/RD
Motor
OUT2
GND
Figure 1: Functional Block Diagram
MP6650 Rev. 1.0
11/14/2019
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
10
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
OPERATION
The MP6650 is a single-phase, brushless, DC
motor driver with integrated power MOSFETs
and a Hall-effect sensor.
Speed Control
The device is controlled using a pulse-width
modulation (PWM) input interface that is
compatible with industry-standard devices. The
IC detects the PWM input signal duty cycle and
linearly controls the H-bridge output duty cycle,
so the fan speed increases as the input duty
cycle increases.
The PWM input accepts a wide input frequency
range of 2kHz to 100kHz, while the output
frequency is maintained at 26kHz above the
audible frequency range.
PWM Output Drive
The IC controls the H-bridge MOSFET
switching to reduce speed variation and
increase system efficiency (see Figure 2).
When the rotor magnet pole S approaches, the
internal Hall sensor outputs high. When the
rotor magnet pole N approaches, the internal
Hall sensor outputs low. With this Hall signal,
the IC enables a soft-on transition or soft-off
transition to maintain a smooth current and
reduce fan vibration.
IO
Current
HALL
for 45 degrees when the output duty cycle is
12.5%. Interpolation between the two output
duties is linear (see Figure 3).
Soft-On
Angle
45°
22.5°
0
12.5%
PWM Output Duty
100%
Figure 3: Soft-On Angle vs. Output Duty
Normal PWM Switching
While the PWM switches normally, OUT1
continues switching, and the duty cycle remains
fixed at the target setting duty. OUT2 remains
low.
Soft Turn-Off
During soft turn-off, OUT1 continues switching,
and the duty cycle decreases gradually from the
target setting duty cycle to 0 in a maximum of
16 steps while OUT2 remains low. The soft-off
angle lasts for 45 degrees when the output duty
cycle is 100%, and the soft-off angle lasts for
22.5 degrees when the output duty cycle is
12.5%. Interpolation between the two output
duties is linear (see Figure 4).
Soft-Off
Angle
OUT1
θOFF
θSON
45°
θSOFF
OUT2
θOFF
θSON
22.5°
θSOFF
Figure 2: Timing Diagram
Soft Turn-On
During soft turn-on, OUT1 continues switching,
and the duty cycle increases gradually from 0 to
the target setting duty cycle in a maximum of 16
steps while OUT2 remains low. The soft-on
angle lasts for 22.5 degrees when the output
duty cycle is 100%, and the soft-on angle lasts
MP6650 Rev. 1.0
11/14/2019
0
12.5%
PWM Output Duty
100%
Figure 4: Soft-Off Angle vs. Output Duty
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
11
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
Off
During this time, OUT1 remains at high
impedance, and OUT2 remains low. The time
duration is adaptive from 0 degrees to 45
degrees. In steady state, this function block
maintains the phase lock of the Hall output
falling edge and winding current zero-crossing
edge.
When the Hall output is at a low interval, the
conducting phase changes, but the switching
sequence remains the same.
PWM Input Starting Duty
The start-up duty of the PWM input is
determined by the 14H register value set by the
register. An example is below:
SPD_ZERO = 1, 14H = 0x20 (12.5%)
When the input duty is less than 12.5%, the fan
maintains a zero speed. When the input duty is
above 13.7% (hysteresis 1.2%), the fan starts
rotating. The speed is based on the 00h to 08h
duty cycle setting (see Figure 5).
Output
Duty
Duty_Starting
(14h)
0
100%
PWM Input Duty
Figure 5: Configurable Speed Curve
SPD_ZERO = 0, 14H = 0x20 (12.5%)
When the input duty is less than 12.5%, the fan
keeps a minimum PWM output duty cycle set
by the 00h to 08h register setting (see Figure
6).
Output
Duty
Duty_Starting
(14h)
Min. Duty
0
100%
PWM Input Duty
Figure 6: Configurable Speed Curve
MP6650 Rev. 1.0
11/14/2019
Protection Circuits
The MP6650 is fully protected against overvoltage, under-voltage, over-current, and overtemperature events. It also has input reverse
protection.
Over-Current Protection (OCP)
The MP6650 protects against internal overload
and short circuit by detecting the current flowing
through each MOSFET. If the current flowing
through any MOSFET exceeds the over-current
protection (OCP) threshold after about 1.5µs of
blanking time, that MOSFET turns off
immediately. After the lock-retry time delay
(default
3.6s),
the
bridge
re-enables
automatically.
Overload Current Limit
During normal switching, if the current flowing
through the high-side MOSFET (HS-FET) of the
H-bridge exceeds the threshold set by the
SUCL register bits after about 1.5µs of blanking
time, the HS-FET turns off immediately. The
HS-FET resumes switching in the next
switching cycle. The overload current limit is
configurable with 0.7A, 1.1A, 1.6A, or 2A. The
default limit it 1.6A.
Thermal Shutdown
Thermal monitoring is also integrated into the
MP6650. If the die temperature exceeds 150°C,
the MOSFETs of the switching half-bridge turn
off. Once the die temperature drops to a safe
temperature, operation resumes automatically.
Under-Voltage Lockout (UVLO)
If at any time VCC falls below the under-voltage
lockout (UVLO) threshold voltage, all circuitry in
the device disables, and the internal logic
resets. Operation resumes when VCC rises
above the UVLO threshold.
Rotor Deadlock Protection (RD)
The MP6650 detects the internal Hall signal
and outputs a deadlock indication signal to the
FG/RD pin if the FGRD bit is set to 11. If the IC
cannot see the Hall signal edge change during
the 0.6s detection time, the low-side MOSFETs
of the H-bridge turn on. After 1.8s, 2.4s, 3s, or
3.6s of lock-retry time (depending on the
RLOCK_SEL bit’s setting), the IC attempts to
start up again automatically. FG/RD pin outputs
again only after three Hall signal edges are
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
12
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
detected after the rotor lock condition is
released (see Figure 7).
0.6s
3s
0.6s
3s
tDET
tHOLD
tDET
tHOLD
FG
IO
Rotor Lock
Lock Release
Figure 7: Rotor Deadlock Protection
Rotor Speed Indication (FG)
The device outputs a Hall detection signal to
the FG/RD pin as speed indication. The output
signal frequency can be optional for 100% or
50% of the internal Hall sensor output
frequency. FG/RD pin is an open drain, and
requires a pull-up resistor in the application.
Over-Voltage Protection (OVP)
If VCC exceeds the over-voltage threshold
(19.2V), the IC turns off the two HS-FETs and
turns on the two low-side MOSFETs (LS-FET)
until VCC drops below 18.3V. Then the IC
resumes normal operation.
Input Reverse Connection Protection
If the input line is reverse-connected to VCC
and GND, the IC detects the fault condition
automatically and shuts down to avoid damage.
Soft-Start Time
To reduce the input rush current when the duty
changes, the MP6650 initiates a soft start to
ramp up/down PWM input reference smoothly.
This soft duty changing time is either 2.6s or the
default 5.2s, and is selectable by the TSS bit.
Test Mode and Factory Mode
To program the internal register, the MP6650
has a test mode. In this test mode, all internal
registers can be read/write. After completing the
design, the register value can be programmed
to the non-volatile memory. The non-volatile
memory can be programmed twice. Refer to
MPS Phase Fan Driver GUI Software for easy
parameter changes and memory programming.
MP6650 Rev. 1.0
11/14/2019
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
13
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
REGISTER MAP
Add
Type
D7
D6
00H-08H
OTP/REG
09H
OTP/REG
PROG[1:0]
0AH
OTP/REG
FGRD[1:0]
0BH
OTP/REG
0DH
D5
D4
D3
D2
D0
PWMO[7:0]
FG
Reserved
RPMS[2:0]
TSS
TM
SPD_ZERO
Reserved
OTP/REG
SOFTEN
RD_HL
Reserved
0FH
OTP/REG
PLLEN
10H
REG
14H
OTP/REG
MP6650 Rev. 1.0
11/14/2019
D1
RLOCK_SEL[1:0]
Reserved
SUCL[1:0]
Reserved
FM
Reserved
DUTY_STARTING[7:0]
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
14
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
Register Table 1-9
Addr: 0x00 to 0x08
Bit
7:0
Bit Name
PWMO
Access
OTP/REG
Addr
Default
0x00
0x1F
0x01
0x1F
0x02
0x3F
0x03
0x5F
0x04
0x7F
0x05
0x9F
0x06
0xBF
0x07
0xDF
0x08
0xFF
Description
Output duty cycle lookup table.
Register Table 10
Addr: 0x09
Bit
Bit Name
Access
Default
Description
Indication of OTP flash.
7:6
PROG
5:0
Reserved
OTP/REG
00
00: Not programmed
01: Programmed once
10: Programmed twice
Register Table 11
Addr: 0x0A
Bit
7:6
Bit Name
FGRD
Access
OTP/REG
Default
00
5:3
RPMS
OTP/REG
011
2
TSS
OTP/REG
1
MP6650 Rev. 1.0
11/14/2019
Description
FG or RD output selection.
00: FG
01: 1/2 x FG
11: RD
Minimum speed supported. This setting influences the
internal clock’s calculation. A higher value leads to higher
calculation resolution.
000: 50rpm
001: 100rpm
010: 200rpm
011: 400rpm
100: 800rpm
101: 1600rpm
110: 3200rpm
PWM input duty soft-start time.
1: 5.2s
0: 2.6
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
15
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
Current limit. Default is 1.6A.
1:0
SUCL
OTP/REG
10
00: 0.7A
01: 1.1A
10: 1.6A
11: 2A
Register Table 12
Addr: 0x0B
Bit
Bit Name
Access
Default
7
FG
REG
0
6
TM
REG
0
5
SPD_ZERO
OTP/REG
1
4:0
Reserve
Description
FG signal indication bit (read-only).
Test mode indication (read-only). In test mode, turn on all
functions except for the OTP flash block.
0: Normal operation
1: Test mode
Zero speed enable bit
1: Enabled
0: Disabled
Register Table 13
Addr: 0x0D
Bit
Bit Name
7
Reserved
Access
Default
Description
Soft switching function enable bit.
6
SOFTEN
OTP/REG
1
1: Soft function enable
0: Soft function disable
RD polarity set when rotor is locked. Default is 0.
5
RD_HL
OTP/REG
0
0: RD high when locked
1: RD low when locked
4:0
Reserved
Register Table 14
Addr: 0x0F
Bit
Bit Name
7
Reserved
Access
Default
Description
Load current zero-crossing PLL function enable bit.
6
PLLEN
OTP/REG
1
5:4
RLOCK_SEL
OTP/REG
11
3:0
Reserved
MP6650 Rev. 1.0
11/14/2019
1: Enabled
0: Disabled. Recommended for applications where input
current is below 100mA
Rotor lock-retry time to detect time ratio selection.
00: 1:3 (0.6s/1.8s)
01: 1:4 (0.6s/2.4s)
10: 1:5 (0.6s/3.0s)
11: 1:6 (0.6s/3.6s)
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
16
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
Register Table 15
Addr: 0x14
Bit
Bit Name
7:0
DUTY_
STARTING
Access
Default
Description
PWM input starting duty cycle.
MP6650 Rev. 1.0
11/14/2019
OTP/REG
20H
FFH: 100%
......
00H: 0%
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2019 MPS. All Rights Reserved.
17
MP6650 – SINGLE-PHASE, BLDC MOTOR DRIVER WITH INTEGRATED HALL SENSOR
APPLICATION INFORMATION
Selecting the Input Capacitor
Place an input capacitor (C1) near VCC to
maintain a stable input voltage and reduce input
switching voltage noise and ripple. The input
capacitor impedance must be low at the
switching frequency. Ceramic capacitors with
X7R dielectrics are recommended due to their
low ESR characteristics.
Ensure that the ceramic capacitance is based
on the voltage rating. The DC bias voltage and
value can lose as much as 50% of its
capacitance at its rated voltage rating. Leave
enough voltage rating margin when selecting
the component. For applications requiring less
than 500mA, a 0.22μF to 1μF ceramic capacitor
is sufficient. If required, add an additional, large
electrolytic capacitor to absorb inductor energy.
Input Snubber
Because the input capacitor charges and
discharges energy during the phase transition
soft switching, the input current has switching
cycle ringing. If required, add a 2Ω resistor in
series with the capacitor as an R-C.
MP6650 Rev. 1.0
11/14/2019
Hall Sensor Position
The Hall sensor cell is located in the lower-left
corner of the package (see Figure 8).
Top View
Side View
Y
1
6
2
5
3
4
(0, 0)
X
Z
(X, Y, Z) = (540µm, 508µm, 80µm)
Figure 8: Hall Sensor Position
Input Clamping Circuits
High voltage spikes may be caused by backEMF energy stored in the rotor, typically for
high-current and inertia fans. It is recommended
to add an input clamping TVS circuit. An SOD323 package usually suffices. If an input
clamping TVS circuit is needed, see the Typical
Application Circuit section on page 19 for circuit
details. For
工商网监
湘ICP备2023018690号
