SM5852CS

SM5852CS NIPPON PRECISION CIRCUITS INC. Dynamic Range Compression LSI OVERVIEW The SM5852CS is a digital signal processor IC that performs dynamic range compression for use in digital audio reproduction equipment. It is designed for use with a 44.1 kHz sampling frequency. PINOUT LRCI BCKI DI CLK VSS RSTN TESTN MUTEN 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 DB/DS MOD2 MOD1 OPT VDD LRCO BCKO DOUT SM5852CS FEATURES s s s s s s s s s s s s 2-channel processing 6 input-level dependent dynamic gain characteristics Dynamic range compression bypass mode 2 attack time settings Soft muting function Serial input/output interface 2s complement, MSB first, 16-bit 384fs system clock 23 × 23-bit multiplier/30-bit high-precision accumulator TTL-compatible input/output 3.2 to 5.5 V operating voltage range 16-pin SOP Molybdenum-gate CMOS PACKAGE DIMENSIONS 16-pin SOP (Unit: mm) ORDERING INFOMATION Device SM5852CS Package 16pin SOP 6.8±0.3 0˚ to 15˚ 2.0±0.2 0.1±0.1 5.5±0.3 8.0±0.3 8.0±0.3 0.17±0.05 10.16±0.3 10.5 MAX 0.635±0.15 1.27±0.15 0.4±0.15 NIPPON PRECISION CIRCUITS—1 SM5852CS BLOCK DIAGRAM LRCI BCKI DI Input data Interface DSP Block System Clock VDD VSS CLK RSTN TESTN Sequence Control Output data Interface LRCO BCKO DOUT MUTEN Mute Control DB/DS OPT MOD1 MOD2 Mode Control NIPPON PRECISION CIRCUITS—2 SM5852CS PIN DESCRIPTION N umber 1 2 3 4 5 6 7 8 9 10 11 12 13 Name LRCI BCKI DI CLK VSS RSTN TESTN MUTEN DOUT BCKO LRCO VDD OPT I/O1 Ip Ip Ip I – Ip Ip Ip O O O – Ip Input data sample rate (fs) clock input Bit clock input Serial data input Clock input Ground System reset initialization. Reset when LOW. Test mode input. Testing when LOW. Mute input. Muting when LOW. Serial data output Bit clock output Output data sample rate (fs) clock output 3.2 to 5.5 V supply Attack time switch input. Attack-1 when HIGH, and attack-2 when LOW. Gain characteristics switch inputs. 14 MOD1 Ip DB/DS LOW LOW 15 MOD2 Ip LOW LOW HIGH HIGH 16 DB/DS Ip HIGH HIGH MOD2 LOW LOW HIGH HIGH LOW LOW HIGH HIGH MOD1 LOW HIGH LOW HIGH LOW HIGH LOW HIGH Compression mode 6 5 4 Off 3 2 1 Off Description 1. Ip = Input pin with pull-up resistor. Accordingly, they can be left open for HIGH-level input. NIPPON PRECISION CIRCUITS—3 SM5852CS SPECIFICATIONS Absolute Maximum Ratings VSS = 0 V Parameter Supply voltage Input voltage Storage temperature Power dissipation Soldering temperature Soldering time Symbol VDD V IN T stg PD Tsld tsld Condition Rating −0.3 to 7.0 V S S − 0.3 to V D D + 0.3 −40 to 125 250 255 10 Unit V V °C mW °C s Recommended Operating Conditions VSS = 0 V Parameter Supply voltage Operating temperature Symbol VDD Topr Condition Rating 3.2 to 5.5 −35 to 85 Unit V °C DC Characteristics Standard voltage: VDD = 4.5 to 5.5 V, VSS = 0 V, Ta = −35 to 85 °C Rating Parameter Current consumption1 Input voltage for all inputs Symbol ID D V IH V IL Output voltage for all outputs Input leakage current for all inputs CLK input leakage current Input current for all inputs except CLK VO H VO L ILH ILL IIL IO H = −0.4 mA IO L = 1.6 mA V IN = V D D V IN = 0 V V IN = 0 V Condition min V D D = 5.0 V – 2.4 – 2.5 – – – – typ 16 – – – – – – – max 23 – 0.5 – 0.4 1.0 1.0 20 mA V V V V µA µA µA Unit 1. fC LK = 384fs = 16.9344 MHz, no output load, input data conformance with NPC test pattern Low voltage: VDD = 3.2 to 4.5 V, VSS = 0 V, Ta = −20 to 70 °C Rating Parameter Current consumption1 Input voltage for all inputs Symbol ID D V IH V IL Output voltage for all outputs Input leakage current for all inputs CLK input leakage current Input current for all inputs except CLK VO H VO L ILH ILL IIL IO H = −0.2 mA IO L = 0.8 mA V IN = V D D V IN = 0 V V IN = 0 V Condition min V D D = 3.4 V – 2.4 – 2.5 – – – – typ 7 – – – – – – – max 10 – 0.5 – 0.4 1.0 1.0 12 mA V V V V µA µA µA Unit 1. fC LK = 384fs = 16.9344 MHz, no output load, input data conformance with NPC test pattern NIPPON PRECISION CIRCUITS—4 SM5852CS AC Characteristics Standard voltage: VDD = 4.5 to 5.5 V, VSS = 0 V, Ta = −35 to 85 °C Low voltage: VDD = 3.2 to 4.5 V, VSS = 0 V, Ta = −20 to 70 °C CLK (384fs) Rating Parameter Clock pulsewidth Clock cycle time Symbol tC W tC Y Condition min 24 55 typ – 59 max 500 1000 ns ns Unit tcy CLK VIH 1.5V tCW RSTN tCW VIL Rating Parameter Symbol Condition min At power-ON Reset LOW-level pulsewidth tR ST At all other times 1 50 typ – – max – 1000 µs ns Unit 3.2V VDD tRST ≥ 1µsec tRST RSTN 1.5V RSTN should be set LOW at power-ON and after reacquiring synchronization. Note that if RSTN is LOW for longer than 1 µs, a through-current flows in the internal dynamic circuits because the internal clock is stopped. The through-current has no rated value, so the reset pulse should be kept as short as possible at all times other than at power-ON. NIPPON PRECISION CIRCUITS—5 SM5852CS Serial input timing Rating Parameter BCKI pulsewidth BCKI cycle time DI setup time DI hold time LRCI setup time LRCI hold time Symbol tB CIW tBCIY tDIS tDIH tLIS tLIH Condition min 100 200 75 75 75 75 typ – – – – – – max – – – – – – ns ns ns ns ns ns Unit BCKI 1.5V tBCIW tBCIY DI tBCIW 1.5V tDIS LRCI tDIH 1.5V tLIS tLIH DB/DS, OPT Rating Parameter Minimum pulsewidth Symbol tW Condition min 2/fs typ – max – ns Unit When DB/DS or OPT change state, the input level must be constant for a minimum of 2/fs (2 × LRCI cycle time). Input levels of duration less than 2/fs may be ignored. NIPPON PRECISION CIRCUITS—6 SM5852CS Serial output timing Rating Parameter B CKO pulsewidth BCKO cycle time DOUT, LRCO output delay time Symbol tB COW tB COY tD HL tD LH Condition min 15 pF load 15 pF load 15 pF load 15 pF load 180 400 −20 −20 typ 1/96fs 1/48fs – – max – – 60 60 ns ns ns ns Unit BCKO 1.5V tBCOW tBCOW tBCOY DOUT LRCO 1.5V tDHL tDLH NIPPON PRECISION CIRCUITS—7 SM5852CS Dynamic Compression Characteristics Compression mode 1 (DB/DS = HIGH, MOD2 = HIGH, MOD1 = LOW) Compression Mode 1 Compression ratio 30 dB Input level ≤ −60 dB −60 to 0 dB Output level +20 dB linear relative to input −40 to −10 dB 0 -10 -20 -30 COMP1 OFF Output(dB) -40 -50 -60 -70 -80 -90 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 Input (dB) NIPPON PRECISION CIRCUITS—8 SM5852CS Compression mode 2 (DB/DS = HIGH, MOD2 = LOW, MOD1 = HIGH) Compression Mode 2 Compression ratio 19 dB Input level ≤ −38 dB −38 to 0 dB Output level +15 dB linear relative to input −23 to −4 dB 0 -10 -20 -30 COMP2 OFF Output(dB) -40 -50 -60 -70 -80 -90 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 Input (dB) NIPPON PRECISION CIRCUITS—9 SM5852CS Compression mode 3 (DB/DS = HIGH, MOD2 = LOW, MOD1 = LOW) Compression Compression ratio Input level ≤ −54 dB Mode 3 18 dB −54 to −18 dB −18 to 0 dB Output level +0 dB linear relative to input −54 to −36 dB −36 to −18 dB 0 -10 -20 -30 COMP3 OFF Output (dB) -40 -50 -60 -70 -80 -90 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 Input (dB) NIPPON PRECISION CIRCUITS—10 SM5852CS Compression mode 4 (DB/DS = LOW, MOD2 = HIGH, MOD1 = LOW) Compression Mode 4 Compression ratio 20 dB Input level ≤ −40 dB −40 to 0 dB Output level +15 dB linear relative to input −25 to −5 dB 0 -10 -20 -30 COMP4 OFF Output(dB) -40 -50 -60 -70 -80 -90 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 Input (dB) NIPPON PRECISION CIRCUITS—11 SM5852CS Compression mode 5 (DB/DS = LOW, MOD2 = LOW, MOD1 = HIGH) Compression Compression ratio Input level ≤ −40 dB Mode 5 15 dB −40 to −10 dB −10 to 0 dB Output level +15 dB linear relative to input −25 to −10 dB +0 dB linear relative to input 0 -10 -20 -30 COMP5 OFF Output(dB) -40 -50 -60 -70 -80 -90 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 Input (dB) NIPPON PRECISION CIRCUITS—12 SM5852CS Compression mode 6 (DB/DS = LOW, MOD2 = LOW, MOD1 = LOW) Compression Compression ratio Input level ≤ −54 dB Mode 6 18 dB −54 to −18 dB −18 to 0 dB Output level +18 dB linear relative to input −36 to −18 dB +0 dB linear relative to input 0 -10 -20 -30 COMP6 OFF Output(dB) -40 -50 -60 -70 -80 -90 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 Input (dB) NIPPON PRECISION CIRCUITS—13 SM5852CS Filter Characteristics Attack-1 filter +10 0 -10 -20 Attenuation (dB) -30 -40 -50 -60 -70 -80 -90 -100 1.0 2.0 5.0 10 20 50 100 200 500 1K 2k 5k 10K 20k 50k 100K Frequency (Hz) Attack-2 filter +10 0 -10 -20 Attenuation (dB) -30 -40 -50 -60 -70 -80 -90 -100 1.0 2.0 5.0 10 20 50 100 200 500 1K 2k 5k 10K 20k 50k 100K Frequency (Hz) NIPPON PRECISION CIRCUITS—14 SM5852CS FUNCTIONAL DESCRIPTION Dynamic Range Compression Dynamic range compression varies the effective amplification of the input as a function of the input signal level. The mode control block selects one of 6 dynamic range compression characteristics according the states of DB/DS, MOD1 and MOD2. Also, dynamic range compression can be turned OFF, bypassing all processing. DB/DS LOW LOW LOW LOW HIGH HIGH HIGH HIGH MOD2 LOW LOW HIGH HIGH LOW LOW HIGH HIGH MOD1 LOW HIGH LOW HIGH LOW HIGH LOW HIGH Compression mode 6 5 4 Off 3 2 1 Off Soft Muting Soft muting is active when MUTEN is LOW. When MUTEN is LOW, the attenuation changes smoothly from 0 to −∞ dB in 1024/fs, or approximately 23.2 ms. When MUTEN goes HIGH, soft muting is released and the attenuation changes smoothly from −∞ to 0 dB, again taking approximately 23.2 ms. Also, if a MUTEN transition occurs while the attenuation is changing, the attenuation then changes smoothly in the direction specified by the new level of MUTEN. DB/DS, OPT Switching Shock Noise The soft muting function is also activated to eliminate switching shock noise when DB/DS or OPT change state. When DB/DS or OPT change state, the attenuation changes to −∞ dB, the internal circuit settings are activated and then soft muting is released. Therefore, a maximum time of approximately 46.4 ms is required to change the compression mode. Of course, if the attenuation is already −∞ dB after soft muting using MUTEN, then no time is required to change compression mode. Attack Time Selection The input interface block incorporates a peak hold circuit to determine the input level. The peak hold circuit has a time constant of τ = 250 ms, and the peak hold output is attenuated and then compared with the next input level. Therefore, the dynamic range compression recovery time constant is effectively τ = 250 ms. The attack time coefficient of the input signal, to pass through the selected attack time LPF, is determined by the input level. Two attack time low-pass filter characteristics are available, selected by the state of OPT. s Reset Initialization RSTN should be set LOW at power-ON and after reacquiring synchronization. Note that if RSTN is LOW for longer than 1 µs, a through-current flows in the LSI’s internal dynamic circuits because the internal clock is stopped. The through-current has no rated value, so the reset pulse should be kept as short as possible at all times other than at power-ON. When RSTN goes from LOW to HIGH, initialization hold is released and the initialization routine first resets the internal data over an interval of 4fs. During the initialization routine, the output data is forcibly muted so that there is no output signal. s OPT = HIGH, Attack-1 characteristics, fC = 350 Hz, 2nd-order LPF (Q = 0.5) OPT = LOW, Attack-2 characteristics, fC = 150 Hz, 2nd-order LPF (Q = 0.5) The attack time is the time required by the circuit to return to the set value after a sudden increase in the input. The recovery time is the time required by the circuit to return to the set value after a sudden decrease in the input. NIPPON PRECISION CIRCUITS—15 SM5852CS INPUT/OUTPUT TIMING Input Timing LRCI BCKI MSB Lch LSB MSB Rch LSB DI There must be a minimum of 16 BCKI clock cycles to read in a single word of data. Data on DI is input in sync with the falling edge of BCKI in 16-bit serial, MSB first, 2s complement format. Output Timing LRCO BCKO DOUT , , MSB Lch LSB ,, ,, MSB Rch LSB , , Shaded areas represent intervals of invalid data. NIPPON PRECISION CIRCUITS—16 SM5852CS APPLICATON CIRCUIT X ' lal(16.9344 MHz) XTI XTAI LRCK BCKI SONY CXD1125 1130 1135 MOD1 C210 DI DATA CLK OPT LRCI DB/DS MOD2 CKO XTO SM5852CS SM5871 RSTN TESTN MUTEN PSSL SLOB LRCO BCKO DOUT LRCI BCKI DIN Microcontroler NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification. The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter, including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies. NIPPON PRECISION CIRCUITS INC. 4-3, 2-chome Fukuzumi Koto-ku, Tokyo 135-8430, Japan Telephone: 03-3642-6661 Facsimile: 03-3642-6698 NC9622AE 1997.03 NIPPON PRECISION CIRCUITS—17 NIPPON PRECISION CIRCUITS INC.