LP3944ISQ

LP3944 RGB/White/Blue 8-LED Fun Light Driver November 2003 LP3944 RGB/White/Blue 8-LED Fun Light Driver General Description LP3944 is an integrated device capable of independently driving 8 LEDs. This device also contains an internal precision oscillator that provides all the necessary timing required for driving each LED. Two prescaler registers along with two PWM registers provide a versatile duty cycle control. The LP3944 contains the ability to dim LEDs in SMBUS/I2C applications where it is required to cut down on bus traffic. Traditionally, to dim LEDs using a serial shift register such as 74LS594/5 would require a large amount of traffic to be on the serial bus. LP3944 instead requires only the setup of the frequency and duty cycle for each output pin. From then on, only a single command from the host is required to turn each individual open drain output ON, OFF, or to cycle a programmed frequency and duty cycle. Maximum output sink current is 25 mA per pin and 200 mA per package. Any ports not used for controlling the LEDs can be used for general purpose input/output expansion. Features n n n n Internal power-on reset Active low reset Internal precision oscillator Variable dim rates (from 6.25 ms to 1.6s; 160 Hz–0.625 Hz) Key Specifications n 8 LED driver (multiple programmable states — on, off, input, and dimming at a specified rate) n 8 Open drain outputs capable of driving up to 25 mA per LED Applications n n n n n n Customized flashing LED lights for cellular phones Portable Applications Digital Cameras Indicator Lamps General purpose I/O expander Toys Typical Application Circuit 20085301 © 2003 National Semiconductor Corporation DS200853 www.national.com LP3944 LP3944 Pin Out 20085302 (Top View) See NS Package Number SQA24A LP3944 Pin Description Pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 LED0 LED1 LED2 LED3 LED4 LED5 LED6 LED7 GND NC NC NC NC NC NC NC NC RST SCL SDA VDD A0 A1 A2 Name Output of LED0 Driver Output of LED1 Driver Output of LED2 Driver Output of LED3 Driver Output of LED4 Driver Output of LED5 Driver Output of LED6 Driver Output of LED7 Driver Ground No Connect No Connect No Connect No Connect No Connect No Connect No Connect No Connect Active Low Reset Input Clock Line for I2C Interface Serial Data Line for I2C Interface Power Supply Address Input 0 Address Input 1 Address Input 2 Description Ordering Information LP3944, Supplied as 1000 Units, Tape and LP3944, Supplied as 4500 Units, Tape Reel and Reel LP3944ISQ LP3944ISQX Package Marking www.national.com 2 LP3944 Architectural Block Diagram 20085303 For Explanation of LP3944 Operation, Please Refer to “Theory of Operation” in Application Notes. 3 www.national.com LP3944 Absolute Maximum Ratings 1) (Notes 2, Human Body Model Machine Model Charge Device Model 2 kV 150V 1 kV If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. VDD A0, A1, A2, SCL, SDA, RST (Collectively called digital pins) Voltage on LED pins Junction Temperature Storage Temperature Power Dissipation (Note 3) ESD (Note 4) −0.5V to 6V 6V VSS−0.5V to 6V 150˚C −65˚C to 150˚C 1.76W Operating Ratings (Notes 1, 2) VDD Junction Temperature Operating Ambient Temperature Thermal Resistance (θJA) LLP24 (Note 3) Power Dissipation 37˚C/W 1.08W 2.3V to 5.5V −40˚C to +125˚C −40˚C to +85˚C Electrical Characteristics Unless otherwise noted, VDD = 5.5V. Typical values and limits appearing in normal type apply for TJ = 25˚C. Limits appearing in boldface type apply over the entire junction temperature range for operation, TJ = −40˚C to +125˚C. (Note 5) Symbol POWER SUPPLY VDD IQ ∆IQ VPOR tw LED VIL VIH IOL LOW Level Input Voltage HIGH Level Input Voltage Low Level Output Current (Note 6) VOL = 0.4V, VDD = 2.3V VOL = 0.4V, VDD = 3.0V VOL = 0.4V, VDD = 5.0V VOL = 0.7V, VDD = 2.3V VOL = 0.7V, VDD = 3.0V VOL = 0.7V, VDD = 5.0V ILEAK CI/O VIL VIH ILEAK CIN 2 Parameter Conditions Typical Limit Min 2.3 Max 5.5 550 5 2 Units Supply Voltage Supply Current Additional Standby Current Power-On Reset Voltage Reset Pulse Width No Load Standby VDD = 5.5V, every LED pin at 4.3V 5 350 2.0 V µA mA V ns 1.8 10 −0.5 2.0 9 12 15 15 20 25 −1 2.6 −0.5 2.0 −1 VIN = 0V (Note 7) 2.3 -0.5 0.7VDD 0 VOL = 0.4V (Note 7) (Note 7) 0.6 6.5 3 1.96 0.8 5.5 V V mA Input Leakage Current Input/Output Capacitance LOW Level Input Voltage HIGH Level Input Voltage Input Leakage Current Input Capacitance LOW Level Input Voltage HIGH Level Input Voltage LOW Level Output Voltage LOW Level Output Current Clock Frequency Hold Time Repeated START Condition VDD = 3.6, VIN = 0V or VDD (Note 7) 1 5 0.8 5.5 1 5 0.3VDD 5.5 0.2VDD 400 µA pF V V µA pF V V V mA kHz µs ALL DIGITAL PINS (EXCEPT SCL AND SDA PINS) I C INTERFACE (SCL AND SDA PINS) VIL VIH VOL IOL FCLK tHOLD www.national.com 4 LP3944 Electrical Characteristics (Continued) Unless otherwise noted, VDD = 5.5V. Typical values and limits appearing in normal type apply for TJ = 25˚C. Limits appearing in boldface type apply over the entire junction temperature range for operation, TJ = −40˚C to +125˚C. (Note 5) Parameter Conditions Typical Limit Min 1.3 0.6 0.6 300 100 0.6 Max Units Symbol I2C INTERFACE (SCL AND SDA PINS) tCLK-LP tCLK-HP tSU CLK Low Period CLK High Period Set-Up Time Repeated START Condition Data Set-Up Time Set-Up Time for STOP Condition Maximum Pulse Width of Spikes that Must Be Suppressed by the Input Filter of Both DATA & CLK Signals (Note 7) (Note 7) (Note 7) (Note 7) (Note 7) (Note 7) (Note 7) 50 ns µs µs µs ns ns µs tDATA-HOLD Data Hold Time tDATA-SU tSU tTRANS Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables. Note 2: All voltages are with respect to the potential at the GND pin. Note 3: The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using the formula P = (TJ — TA)/θJA, (1) where TJ is the junction temperature, TA is the ambient temperature, and θJA is the junction-to-ambient thermal resistance. The 1.76W rating appearing under Absolute Maximum Ratings results from substituting the Absolute Maximum junction temperature, 150˚C, for TJ, 85˚C for TA, and 37˚C/W for θJA. More power can be dissipated safely at ambient temperature below 85˚C. Less power can be dissipated safely at ambient temperatures above 85˚C. The Absolute Maximum power dissipation can be increased by 27 mW for each degree below 85˚C, and it must be de-rated by 27 mW for each degree above 85˚C. For Operating Ratings maximum power dissipation, TJ = 125˚C and TA = 85˚C Note 4: The human-body model is 100 pF discharged through 1.5 kΩ. The machine model is 0Ω in series with 220 pF. Note 5: Limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production with TJ = 25˚C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control. Note 6: Each LED pin should not exceed 25 mA and the package should not exceed a total of 200 mA. Note 7: Guaranteed by design. Typical Performance Characteristics Frequency vs. Temp (TA = −40˚C to +85˚C), VDD = 2.3V to 3.0V 20085317 5 www.national.com LP3944 Application Notes THEORY OF OPERATION The LP3944 takes incoming data and feed them into several registers that control the frequency and the duty cycle of the LEDs. Two prescaler registers and two PWM registers provide two individual rates to dim or blink the LEDs (for more information on these registers, refer to Table 1. LP3944 REGISTER TABLE). The baseband controller/ microprocessor can program each LED to be in one of four states — on, off, DIM0 rate or DIM1 rate. One read-only registers provide status on all 8 LEDs. The LP3944 can be used to drive RGB LEDs and/or single-color LEDs to create a colorful, entertaining, and informative setting. This is particularly suitable for accessory functions in cellular phones and toys. Any LED pins not used to drive LED can be used for General Purpose Parallel Input/Output (GPIO) expansion. The LP3944 is equipped with Power-On Reset that holds the chip in a reset state until VDD reaches VPOR during power up. Once VPOR is achieved, the LP3944 comes out of reset and initializes itself to the default state. To bring the LP3944 into reset, hold the RST pin LOW for a period of TW. This will put the chip to its default state. The LP3944 can only be programmed after RST signal is HIGH again. I2C DATA VALIDITY The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW. 20085306 FIGURE 1. I2C Data Validity I2C START AND STOP CONDITIONS START and STOP bits classify the beginning and the end of the I2C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I2C master always generates START and STOP bits. The I2C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I2C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise. 20085307 FIGURE 2. I2C START and STOP Conditions TRANSFERRING DATA Every byte put on the SDA line must be eight bits long with the most significant bit (MSB) being transferred first. The number of bytes that can be transmitted per transfer is unrestricted. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received. After the START condition, a chip address is sent by the I2C master. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LP3944 hardwires bits 7 to 4 and leaves bits 3 to 1 selectable, as shown in Figure 3. For the eighth bit, a “0” indicates a WRITE and a “1” indicates a READ. The LP3944 supports only a WRITE during chip addressing. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register. www.national.com 6 LP3944 Application Notes (Continued) 20085308 FIGURE 3. Chip Address Byte 20085309 w = write (SDA = “0”) r = read (SDA = “1”) ack = acknowledge (SDA pulled down by either master or slave) rs = repeated start xx = 60 to 67 FIGURE 4. LP3944 Register Write However, if a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in Figure 5. 20085310 w = write (SDA = “0”) r = read (SDA = “1”) ack = acknowledge (SDA pulled down by either master or slave) rs = repeated start xx = 60 to 67 FIGURE 5. LP3944 Register Read 7 www.national.com LP3944 Application Notes AUTO INCREMENT (Continued) Auto increment is a special feature supported by the LP3944 to eliminate repeated chip and register addressing when data are to be written to or read from registers in sequential order. The auto increment bit is inside the register address byte, as shown in Figure 6. Auto increment is enabled when this bit is programmed to “1” and disabled when it is programmed to “0”. 20085311 FIGURE 6. Register Address Byte In the READ mode, when auto increment is enabled, I2C master could receive any number of bytes from LP3944 without selecting chip address and register address again. Every time the I2C master reads a register, the LP3944 will increment the register address and the next data register will be read. When I2C master reaches the last register (09H register), the register address will roll over to 00H. In the WRITE mode, when auto increment is enabled, the LP3944 will increment the register address every time I2C master writes to register. When the last register (09H register) is reached, the register address will roll over to 02H, because the first two registers in LP3944 are read-only registers. It is possible to write to these two registers, and the LP3944 will acknowledge, but the data will be ignored. In the LP3944, registers 0x01, 0x08 and 0x09 are not functional. However, it is still necessary to read from 0x01 and to write to 0x08 and 0x09 in Auto Increment mode. They cannot be skipped. If auto increment is disabled, and the I2C master does not change register address, it will continue to write data into the same register. 20085312 FIGURE 7. Programming with Auto Increment Disabled (in WRITE Mode) 20085313 FIGURE 8. Programming with Auto Increment Enabled (in WRITE Mode) www.national.com 8 LP3944 Application Notes Address (Hex) 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 (Continued) TABLE 1. LP3944 REGISTER TABLE Register Name Input 1 Register 1 PSC0 PWM0 PSC1 PWM1 LS0 LS1 Register 8 Register 9 Read/Write Read Only Read Only R/W R/W R/W R/W R/W R/W R/W R/W None Register Function LED0–7 Input Register Frequency Prescaler 0 PWM Register 0 Frequency Prescaler 1 PWM Register 1 LED0–3 Selector LED4–7 Selector None None Note: Registers 1, 8 and 9 are empty and non-functional registers. Register 1 is read-only, with all bits hard-wired to zero. Registers 8 and 9 can be written and read, but the content does ot have any effect on the operation of the LP3944. BINARY FOMAT FOR INPUT REGISTERS (READ ONLY) — ADDRESS 0x00 and 0x01 Address 0x00 Bit # Default value X = don’t care 7 X LED7 6 X LED6 5 X LED5 4 X LED4 3 X LED3 2 X LED2 1 X LED1 0 X LED0 BINARY FORMAT FOR FREQUENCY PRESCALER AND PWM REGISTERS — ADDRESS 0x02 to 0x05 Address 0x02 (PSC0) Bit # Default value 7 0 6 0 5 0 4 0 3 0 2 0 1 0 0 0 PSC0 register is used to program the period of DIM0. DIM0 = (PSC0+1)/160 The maximum period is 1.6s when PSC0 = 255. Address 0x03 (PWM0) Bit # Default value 7 1 6 0 5 0 4 0 3 0 2 0 1 0 0 0 PWM0 register determines the duty cycle of DIM0. The LED outputs are LOW (LED on) when the count is less than the value in PWM0 and HIGH (LED off) when it is greater. If PWM0 is programmed with 0x00, LED output is always HIGH (LED off). The duty cycle of DIM0 is: PWM0/256 Default value is 50% duty cycle. Address 0x04 (PSC1) Bit # Default value 7 0 6 0 5 0 4 0 3 0 2 0 1 0 0 0 PSC1 register is used to program the period of DIM1. DIM1 = (PSC1 + 1)/160 The maximum period is 1.6s when PSC1 = 255. 9 www.national.com LP3944 Application Notes Bit # Default value 7 1 (Continued) Address 0x05 (PWM1) 6 0 5 0 4 0 3 0 2 0 1 0 0 0 PWM1 register determines the duty cycle of DIM1. The LED outputs are LOW (LED on) when the count is less than the value in PWM1 and HIGH (LED off) when it is greater. If PWM1 is programmed with 0x00, LED output is always HIGH (LED off). The duty cycle of DIM1 is: PWM1/256 Default value is 50% duty cycle. BINARY FORMAT FOR SELECTOR REGISTERS — ADDRESS 0x06 to 0x07 Address 0x06 (LS0) Bit # Default value 7 0 B1 LED3 6 0 B0 5 0 B1 LED2 Address 0x07 (LS1) Bit # Default value 7 0 B1 LED7 6 0 B0 5 0 B1 LED6 4 0 B0 3 0 B1 LED5 2 0 B0 1 0 B1 LED4 0 0 B0 4 0 B0 3 0 B1 LED1 2 0 B0 1 0 B1 LED0 0 0 B0 LED States With Respect To Values in "B1" and "B0" B1 0 0 1 1 B0 0 1 0 1 Function Output Hi-Z (LED off) Output LOW (LED on) Output dims (DIM0 rate) Output dims (DIM1 rate) Programming Example: Dim LEDs 0 to 7 at 1 Hz at 25% duty cycle Step Step Step Step 1: 2: 3: 4: Set Set Set Set PSC0 to achieve DIM0 of 1s PWM0 duty cycle to 25% PSC1 to achieve DIM1 of 0.2s LEDs 0 to 7 to point to DIM0 Description Set DIM0 = 1s 1 = (PSC0 + 1)/160 PSC0 = 159 Set duty cycle to 25% Duty Cycle = PWM0/256 PWM0 = 64 Set DIM1 = 0.2s 0.2 = (PSC1 + 1)/160 PSC1 = 31 LEDs 0 to 7 Output = DIM0 Register Name PSC0 Set to (Hex) 0x09F Step 1 2 PWM0 0x40 3 PSC1 0x1F 4 LS0, LS1 LS0 = 0xAA LS1 = 0xAA www.national.com 10 LP3944 Application Notes (Continued) REDUCING IQ WHEN LEDS ARE OFF In many applications, the LEDs and the LP3944 share the same VDD, as shown in Section Typical Application Circuit. When the LEDs are off, the LED pins are at a lower potential than VDD, causing extra supply current (∆IQ). To minimize this current, consider keeping the LED pins at a voltage equal to or greater than VDD. 20085314 FIGURE 9. Methods to Reduce IQ When LEDs Are Off Application Circuit 20085315 11 www.national.com LP3944 RGB/White/Blue 8-LED Fun Light Driver Physical Dimensions inches (millimeters) unless otherwise noted NOTES: UNLESS OTHERWISE SPECIFIED 1. 2. FOR LEAD FINISH THICKNESS AND COMPOSITION. SEE “SOLDER INFORMATION” IN THE PACKAGING SECTION OF THE NATIONAL SEMICONDUCTOR WEB PAGE (www. national.com). NO JEDEC REGISTRATION AS OF MARCH 2003. Order Number LP3944ISQ or LP3944ISQX NS Package Number SQA24C LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. BANNED SUBSTANCE COMPLIANCE National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned Substances’’ as defined in CSP-9-111S2. National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.