74LV4051
8-channel analog multiplexer/demultiplexer
Rev. 5 — 17 September 2014
Product data sheet
1. General description
The 74LV4051 is an 8-channel analog multiplexer/demultiplexer with three digital select
inputs (S0 to S2), an active-LOW enable input (E), eight independent inputs/outputs (Y0 to
Y7) and a common input/output (Z). It is a low-voltage Si-gate CMOS device that is pin
and function compatible with 74HC4051 and 74HCT4051. With E LOW, one of the eight
switches is selected (low impedance ON-state) by S0 to S2. With E HIGH, all switches are
in the high-impedance OFF-state, independent of S0 to S2.
VCC and GND are the supply voltage pins for the digital control inputs (S0 to S2, and E).
The VCC to GND ranges are 1.0 V to 6.0 V. The analog inputs/outputs (Y0 to Y7, and Z)
can swing between VCC as a positive limit and VEE as a negative limit. VCC VEE may not
exceed 6.0 V. For operation as a digital multiplexer/demultiplexer, VEE is connected to
GND (typically ground).
2. Features and benefits
Optimized for low-voltage applications: 1.0 V to 6.0 V
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V
Low ON resistance:
145 (typical) at VCC VEE = 2.0 V
80 (typical) at VCC VEE = 3.0 V
60 (typical) at VCC VEE = 4.5 V
Logic level translation:
To enable 3 V logic to communicate with 3 V analog signals
Typical ‘break before make’ built in
ESD protection:
HBM JESD22-A114E exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
3. Ordering information
Table 1.
Ordering information
Type number
Package
Temperature range
Name
Description
Version
74LV4051N
40 C to +125 C
DIP16
plastic dual in-line package; 16 leads (300 mil)
SOT38-4
74LV4051D
40 C to +125 C
SO16
plastic small outline package; 16 leads;
body width 3.9 mm
SOT109-1
74LV4051DB
40 C to +125 C
SSOP16
plastic shrink small outline package; 16 leads;
body width 5.3 mm
SOT338-1
74LV4051PW
40 C to +125 C
TSSOP16
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
SOT403-1
74LV4051BQ
40 C to +125 C
DHVQFN16 plastic dual in-line compatible thermal enhanced very
thin quad flat package; no leads; 16 terminals;
body 2.5 3.5 0.85 mm
SOT763-1
4. Functional diagram
VCC
16
13 Y0
S0 11
14 Y1
15 Y2
S1 10
12 Y3
LOGIC
LEVEL
CONVERSION
1 Y4
1-OF-8
DECODER
S2 9
5 Y5
2 Y6
4 Y7
E 6
3 Z
8
GND
Fig 1.
7
VEE
001aad543
Functional diagram
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
2 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
11
10
9
6
13
S0
S1
S2
14
11
10
15
9
12
1
5
2
E
6
4
3
0
8X
2
G8
Y0
Y1
MUX/DMUX
0
Y2
13
14
1
Y3
15
2
Y4
12
3
3
Y5
1
4
Y6
5
5
Y7
2
6
4
7
Z
001aad541
Fig 2.
0
7
001aad542
Logic symbol
Fig 3.
IEC logic symbol
<
9((
9&&
9&&
9&&
9&&
9((
IURP
ORJLF
9((
=
DDG
Fig 4.
Schematic diagram (one switch)
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
3 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
5. Pinning information
5.1 Pinning
74LV4051
Z
3
14 Y1
Y7
4
Y5
13 Y0
12 Y3
5
E
6
11 S0
VEE
7
10 S1
GND
8
9
S2
74LV4051
Y6
2
15 Y2
Z
3
14 Y1
Y4
1
16 VCC
Y6
2
15 Y2
Y7
4
13 Y0
Z
3
14 Y1
Y5
5
12 Y3
Y7
4
13 Y0
E
6
Y5
5
12 Y3
6
11 S0
VEE
7
E
VEE
7
10 S1
GND
8
001aak433
9
S2
VCC(1)
11 S0
10 S1
9
15 Y2
S2
2
Y4
Y6
terminal 1
index area
1
16 VCC
8
1
GND
Y4
16 VCC
74LV4051
001aak408
Transparent top view
001aak407
(1) This is not a supply pin. The
substrate is attached to this pad
using conductive die attach
material. There is no electrical or
mechanical requirement to
solder this pad. However, if it is
soldered, the solder land should
remain floating or be connected
to VCC.
Fig 5.
Pin configuration SOT38-4
and SOT109-1
Fig 6.
Pin configuration
SOT338-1 and SOT403-1
Fig 7.
Pin configuration for
SOT763-1
5.2 Pin description
Table 2.
Pin description
Symbol
Pin
Description
E
6
enable input (active LOW)
VEE
7
supply voltage
GND
8
ground supply voltage
S0, S1, S2
11, 10, 9
select input
Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7 13, 14, 15, 12, 1, 5, 2, 4 independent input or output
Z
3
common output or input
VCC
16
supply voltage
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
4 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
6. Functional description
6.1 Function table
Table 3.
Function table[1]
Input
Channel ON
E
S2
S1
S0
L
L
L
L
Y0 to Z
L
L
L
H
Y1 to Z
L
L
H
L
Y2 to Z
L
L
H
H
Y3 to Z
L
H
L
L
Y4 to Z
L
H
L
H
Y5 to Z
L
H
H
L
Y6 to Z
L
H
H
H
Y7 to Z
H
X
X
X
switches off
[1]
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).
Symbol
Parameter
Conditions
supply voltage
VCC
Min
Max
Unit
[1]
0.5
+7.0
V
input clamping current
VI < 0.5 V or VI > VCC + 0.5 V
[2]
-
20
mA
ISK
switch clamping current
VSW < 0.5 V or VSW > VCC + 0.5 V
[2]
-
20
mA
ISW
switch current
VSW > 0.5 V or VSW < VCC + 0.5 V;
source or sink current
[2]
-
25
mA
Tstg
storage temperature
65
+150
C
Tamb = 40 C to +125 C
[3]
DIP16 package
-
750
mW
SO16 package
-
500
mW
TSSOP16 package
-
500
mW
DHVQFN16 package
-
500
mW
IIK
total power dissipation
Ptot
[1]
To avoid drawing VCC current out of terminal Z, when switch current flows into terminals Yn, the voltage drop across the bidirectional
switch must not exceed 0.4 V. If the switch current flows into terminal Z, no VCC current will flow out of terminals Yn, and in this case
there is no limit for the voltage drop across the switch, but the voltages at Yn and Z may not exceed VCC or VEE.
[2]
The minimum input voltage rating may be exceeded if the input current rating is observed.
[3]
For DIP16 packages: above 70 C the value of Ptot derates linearly with 12 mW/K.
For SO16 packages: above 70 C the value of Ptot derates linearly with 8 mW/K.
For SSOP16 and TSSOP16 packages: above 60 C the value of Ptot derates linearly with 5.5 mW/K.
For DHVQFN16 packages: above 60 C the value of Ptot derates linearly with 4.5 mW/K.
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
5 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
8. Recommended operating conditions
Table 5.
Recommended operating conditions[1]
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VCC
supply voltage
see Figure 8
1
3.3
6
V
VI
input voltage
0
-
VCC
V
VSW
switch voltage
Tamb
ambient temperature
t/V
[1]
0
-
VCC
V
40
-
+125
C
input transition rise and fall rate VCC = 1.0 V to 2.0 V
-
-
500
ns/V
VCC = 2.0 V to 2.7 V
-
-
200
ns/V
VCC = 2.7 V to 3.6 V
-
-
100
ns/V
in free air
The static characteristics are guaranteed from VCC = 1.2 V to 6.0 V, but LV devices are guaranteed to function down to VCC = 1.0 V (with
input levels GND or VCC).
001aak344
8.0
VCC - GND
(V)
6.0
operating area
4.0
2.0
0
0
Fig 8.
2.0
4.0
6.0
8.0
VCC - VEE (V)
Guaranteed operating area as a function of the supply voltages
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
6 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
HIGH-level input voltage
VIH
LOW-level input voltage
VIL
input leakage current
II
IS(OFF)
IS(ON)
OFF-state leakage current
ON-state leakage current
supply current
ICC
ICC
additional supply current
CI
input capacitance
Csw
switch capacitance
[1]
Conditions
40 C to +85 C
40 C to +125 C Unit
Min
Typ[1]
Max
Min
Max
VCC = 1.2 V
0.9
-
-
0.9
-
V
VCC = 2.0 V
1.4
-
-
1.4
-
V
VCC = 2.7 V to 3.6 V
2.0
-
-
2.0
-
V
VCC = 4.5 V
3.15
-
-
3.15
-
V
VCC = 6.0 V
4.20
-
-
4.20
-
V
VCC = 1.2 V
-
-
0.3
-
0.3
V
VCC = 2.0 V
-
-
0.6
-
0.6
V
VCC = 2.7 V to 3.6 V
-
-
0.8
-
0.8
V
VCC = 4.5 V
-
-
1.35
-
1.35
V
VCC = 6.0 V
-
-
1.80
-
1.80
V
VCC = 3.6 V
-
-
1.0
-
1.0
A
VCC = 6.0 V
-
-
2.0
-
2.0
A
VCC = 3.6 V
-
-
1.0
-
1.0
A
VCC = 6.0 V
-
-
2.0
-
2.0
A
VCC = 3.6 V
-
-
1.0
-
1.0
A
VCC = 6.0 V
-
-
2.0
-
2.0
A
VCC = 3.6 V
-
-
20
-
40
A
VCC = 6.0 V
-
-
40
-
80
A
per input; VI = VCC 0.6 V;
VCC = 2.7 V to 3.6 V
-
-
500
-
850
A
-
3.5
-
-
-
pF
independent pins Yn
-
5
-
-
-
pF
common pin Z
-
25
-
-
-
pF
VI = VCC or GND
VI = VIH or VIL; see Figure 9
VI = VIH or VIL; see Figure 10
VI = VCC or GND; IO = 0 A
Typical values are measured at Tamb = 25 C.
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
7 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
9.1 Test circuits
VCC
VCC
S0 to S2
VIH or VIL
S0 to S2
VIH or VIL
Yn
Z
IS
Yn
Z
E
IS
GND = VEE
VCC
GND = VEE
GND
VI
VO
IS
E
VO
VI
001aak409
001aak410
VI = VCC or VEE and VO = VEE or VCC.
Fig 9.
VI = VCC or VEE and VO = open circuit.
Test circuit for measuring OFF-state leakage
current
Fig 10. Test circuit for measuring ON-state leakage
current
9.2 ON resistance
Table 7.
ON resistance
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 11 and
Figure 12.
Symbol
Parameter
RON(peak) ON resistance (peak)
Min
Max
Min
Max
-
-
-
-
-
VCC = 2.0 V; ISW = 1000 A
-
145
325
-
375
VCC = 2.7 V; ISW = 1000 A
-
90
200
-
235
VCC = 3.0 V to 3.6 V;
ISW = 1000 A
-
80
180
-
210
VCC = 4.5 V; ISW = 1000 A
-
60
135
-
160
VCC = 6.0 V; ISW = 1000 A
-
55
125
-
145
-
-
-
-
-
-
5
-
-
-
VI = 0 V to VCC VEE
ON resistance mismatch VI = 0 V to VCC VEE
between channels
VCC = 1.2 V; ISW = 100 A
VCC = 2.0 V; ISW = 1000 A
74LV4051
Product data sheet
40 C to +125 C Unit
Typ[1]
VCC = 1.2 V; ISW = 100 A
RON
40 C to +85 C
Conditions
[2]
[2]
VCC = 2.7 V; ISW = 1000 A
-
4
-
-
-
VCC = 3.0 V to 3.6 V;
ISW = 1000 A
-
4
-
-
-
VCC = 4.5 V; ISW = 1000 A
-
3
-
-
-
VCC = 6.0 V; ISW = 1000 A
-
2
-
-
-
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
8 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
Table 7.
ON resistance …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 11 and
Figure 12.
Symbol
RON(rail)
Parameter
ON resistance (rail)
ON resistance (rail)
40 C to +125 C Unit
Min
Typ[1]
Max
Min
Max
-
225
-
-
-
VCC = 2.0 V; ISW = 1000 A
-
110
235
-
270
VCC = 2.7 V; ISW = 1000 A
-
70
145
-
165
VCC = 3.0 V to 3.6 V;
ISW = 1000 A
-
60
130
-
150
VCC = 4.5 V; ISW = 1000 A
-
45
100
-
115
VCC = 6.0 V; ISW = 1000 A
-
40
85
-
100
-
250
-
-
-
VCC = 2.0 V; ISW = 1000 A
-
120
320
-
370
VCC = 2.7 V; ISW = 1000 A
-
75
195
-
225
VCC = 3.0 V to 3.6 V;
ISW = 1000 A
-
70
175
-
205
VCC = 4.5 V; ISW = 1000 A
-
50
130
-
150
VCC = 6.0 V; ISW = 1000 A
-
45
120
-
135
VI = GND
VCC = 1.2 V; ISW = 100 A
RON(rail)
40 C to +85 C
Conditions
[2]
VI = VCC VEE
VCC = 1.2 V; ISW = 100 A
[2]
[1]
Typical values are measured at Tamb = 25 C.
[2]
When supply voltages (VCC VEE) near 1.2 V the analog switch ON resistance becomes extremely non-linear. When using a supply of
1.2 V, it is recommended to use these devices only for transmitting digital signals.
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
9 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
9.3 On resistance waveform and test circuit
V
VSW
VCC
S0 to S2
VIH or VIL
Yn
Z
E
GND = VEE
GND
ISW
VI
001aak411
RON = VSW / ISW.
Fig 11. Test circuit for measuring RON
001aak412
180
RON
(Ω)
VCC = 2.0 V
120
VCC = 3.0 V
VCC = 4.5 V
60
0
0
1.2
2.4
3.6
4.8
VI (V)
Vi = 0 V to VCC VEE
Fig 12. Typical RON as a function of input voltage
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
10 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
10. Dynamic characteristics
Table 8.
Dynamic characteristics
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 15.
Symbol Parameter
tpd
40 C to +85 C
Conditions
Min
Max
Min
Max
VCC = 1.2 V
-
25
-
-
-
ns
VCC = 2.0 V
-
9
17
-
20
ns
-
6
13
-
15
ns
propagation delay Yn to Z, Z to Yn; see Figure 13
VCC = 3.0 V to 3.6 V
[3]
-
5
10
-
12
ns
-
4
9
-
10
ns
-
3
8
-
8
ns
VCC = 1.2 V
-
145
-
-
-
ns
VCC = 2.0 V
-
49
94
-
112
ns
-
36
69
-
83
ns
-
23
-
-
-
ns
VCC = 4.5 V
VCC = 6.0 V
enable time
E to Yn, Z; see Figure 14
[2]
VCC = 2.7 V
VCC = 3.0 V to 3.6 V; CL = 15 pF
[3]
VCC = 3.0 V to 3.6 V
[3]
-
28
55
-
66
ns
-
25
47
-
56
ns
-
19
38
-
43
ns
VCC = 1.2 V
-
140
-
-
-
ns
VCC = 2.0 V
-
48
90
-
107
ns
-
35
66
-
79
ns
-
22
-
-
-
ns
VCC = 4.5 V
VCC = 6.0 V
Sn to Yn; see Figure 14
[2]
VCC = 2.7 V
74LV4051
Product data sheet
Unit
[2]
VCC = 2.7 V
ten
40 C to +125 C
Typ[1]
VCC = 3.0 V to 3.6 V; CL = 15 pF
[3]
VCC = 3.0 V to 3.6 V
[3]
-
27
53
-
63
ns
VCC = 4.5 V
-
24
45
-
54
ns
VCC = 6.0 V
-
18
34
-
41
ns
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
11 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
Table 8.
Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 15.
Symbol Parameter
tdis
disable time
40 C to +85 C
Conditions
Min
VCC = 1.2 V
-
145
-
-
-
ns
VCC = 2.0 V
-
51
93
-
110
ns
-
38
69
-
82
ns
-
25
-
-
-
ns
E to Yn, Z; see Figure 14
VCC = 3.0 V to 3.6 V; CL = 15 pF
[3]
VCC = 3.0 V to 3.6 V
[3]
Max
30
56
-
66
ns
29
48
-
56
ns
-
21
37
-
44
ns
VCC = 1.2 V
-
115
-
-
-
ns
VCC = 2.0 V
-
41
73
-
90
ns
-
31
54
-
67
ns
-
20
-
-
-
ns
Sn to Yn; see Figure 14
[2]
VCC = 2.7 V
VCC = 3.0 V to 3.6 V; CL = 15 pF
[3]
VCC = 3.0 V to 3.6 V
[3]
VCC = 4.5 V
VCC = 6.0 V
[2]
Min
-
VCC = 6.0 V
[1]
Max
-
VCC = 4.5 V
power dissipation
capacitance
Unit
[2]
VCC = 2.7 V
CPD
40 C to +125 C
Typ[1]
CL = 50 pF; fi = 1 MHz;
VI = GND to VCC
[4]
-
24
44
-
54
ns
-
22
37
-
46
ns
-
17
29
-
36
ns
-
25
-
-
-
pF
All typical values are measured at Tamb = 25 C.
tpd is the same as tPLH and tPHL.
ten is the same as tPZL and tPZH.
tdis is the same as tPLZ and tPHZ.
[3]
Typical values are measured at nominal supply voltage (VCC = 3.3 V).
[4]
CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD VCC2 fi N + ((CL + CSWVCC2 fo) where:
fi = input frequency in MHz, fo = output frequency in MHz
CL = output load capacitance in pF
CSW = maximum switch capacitance in pF;
VCC = supply voltage in Volts
N = number of inputs switching
(CL VCC2 fo) = sum of the outputs.
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
12 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
10.1 Waveforms
VCC
Yn or Z
input
VM
VEE
tPLH
tPHL
VO
Z or Yn
output
VM
VEE
001aak418
Measurement points are given in Table 9.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 13. Propagation delay input (An) to output (Yn)
VCC
Sn, E input
VM
VSS
tPLZ
Yn or Z output
LOW-to-OFF
OFF-to-LOW
tPZL
VO
90 %
10 %
VEE
tPHZ
VO
tPZH
90 %
Yn or Z output
HIGH-to-OFF
OFF-to-HIGH
10 %
VEE
switch ON
switch OFF
switch ON
001aak419
Measurement points are given in Table 9.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 14. Enable and disable times
Table 9.
Measurement points
Supply voltage
Input
Output
VCC
VM
VM
VX
VY
< 2.7 V
0.5VCC
0.5VCC
VOL + 0.1VCC
VOH 0.1VCC
2.7 V to 3.6 V
1.5 V
1.5 V
VOL + 0.3 V
VOH 0.3 V
> 3.6 V
0.5VCC
0.5VCC
VOL + 0.1VCC
VOH 0.1VCC
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
13 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
VI
tW
90 %
negative
pulse
VM
0V
tf
tr
tr
tf
VI
90 %
positive
pulse
0V
VM
10 %
VM
VM
10 %
tW
VEXT
VCC
VI
RL
VO
G
DUT
RT
VEE
RL
CL
001aak353
Test data is given in Table 10.
Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig 15. Test circuit for measuring switching times
Table 10.
Test data
Supply voltage
Input
VCC
VI
tr, tf
CL
RL
tPHL, tPLH
tPZH, tPHZ
tPZL, tPLZ
< 2.7 V
VCC
6 ns
50 pF
1 k
open
VEE
2VCC
2.7 V to 3.6 V
2.7 V
6 ns
15 pF, 50 pF
1 k
open
VEE
2VCC
> 3.6 V
VCC
6 ns
50 pF
1 k
open
VEE
2VCC
74LV4051
Product data sheet
Load
VEXT
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
14 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
10.2 Additional dynamic parameters
Table 11. Additional dynamic characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V); VI = GND or VCC (unless otherwise
specified); tr = tf 6.0 ns; Tamb = 25 C.
Symbol Parameter
Conditions
THD
fi = 1 kHz; CL = 50 pF; RL = 10 k; see Figure 20
total harmonic
distortion
Min
Typ
Max
Unit
VCC = 3.0 V; VI = 2.75 V (p-p)
-
0.8
-
%
VCC = 6.0 V; VI = 5.5 V (p-p)
-
0.4
-
%
VCC = 3.0 V; VI = 2.75 V (p-p)
-
2.4
-
%
VCC = 6.0 V; VI = 5.5 V (p-p)
-
1.2
-
%
-
180
-
MHz
-
200
-
MHz
-
50
-
dB
-
50
-
dB
VCC = 3.0 V
-
0.11
-
V
VCC = 6.0 V
-
0.12
-
V
VCC = 3.0 V
-
60
-
dB
VCC = 6.0 V
-
60
-
dB
fi = 10 kHz; CL = 50 pF; RL = 10 k; see Figure 20
f(3dB)
3 dB frequency
response
CL = 50 pF; RL = 50 ; see Figure 16
isolation (OFF-state)
fi = 1 MHz; CL = 50 pF; RL = 600 ; see Figure 18
[1]
VCC = 3.0 V
VCC = 6.0 V
iso
[2]
VCC = 3.0 V
VCC = 6.0 V
crosstalk voltage
Vct
Xtalk
crosstalk
between digital inputs and switch;
fi = 1 MHz; CL = 50 pF; RL = 600 ; see Figure 21
between switches; fi = 1 MHz; CL = 50 pF;
RL = 600 ; see Figure 22
[1]
Adjust fi voltage to obtain 0 dBm level at output for 1 MHz (0 dBm = 1 mW into 50 ).
[2]
Adjust fi voltage to obtain 0 dBm level at output for 1 MHz (0 dBm = 1 mW into 600 ).
74LV4051
Product data sheet
[2]
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
15 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
10.2.1 Test circuits
001aak361
5
(dB)
VCC
VCC
VIH or VIL
S0 to S2
0
2RL
Yn
Z
E
0.1 μF
GND = VEE
GND
2RL
CL
dB
fi
−5
10
102
103
104
105
106
f (kHz)
001aak420
VCC = 3.0 V; GND = 0 V; VEE = -3.0 V; RL = 50 ;
RSOURCE = 1 k.
Fig 16. Test circuit for measuring frequency response
Fig 17. Typical frequency response
001aak360
0
(dB)
VCC
VCC
VIH or VIL
S0 to S2
VCC
2RL
Yn
Z
0.1 μF
−50
E
GND = VEE
2RL
CL
dB
fi
−100
10
102
103
104
105
106
f (kHz)
001aak421
VCC = 3.0 V; GND = 0 V; VEE = -3.0 V; RL = 50 ;
RSOURCE = 1 k.
Fig 18. Test circuit for measuring isolation (OFF-state)
74LV4051
Product data sheet
Fig 19. Typical isolation (OFF-state) as function of
frequency
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
16 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
VCC
VCC
S0 to S2
VIH or VIL
2RL
Yn
Z
E
10 μF
GND = VEE
GND
2RL
CL
D
fi
001aak422
Fig 20. Test circuit for measuring total harmonic distortion
VCC
VCC
VCC
2RL
S0 to S2
2RL
Yn
Z
E
2RL
G
GND = VEE
VIH or VIL
2RL
CL
V
VO
001aak423
a. Test circuit
ORJLF
LQSXW 6Q(
RII
RQ
RII
92
9FW
DDM
b. Input and output pulse definitions
VI may be connected to Sn or E.
Fig 21. Test circuit for measuring crosstalk voltage between digital inputs and switch
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
17 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
VCC
VCC
VCC
2RL
VIH or VIL
RL
S0 to S2
Y0
Z
Yn
2RL
E
0.1 μF
GND = VEE
GND
2RL
VO
CL
2RL
dB
VI
001aak434
a. Switch closed condition
VCC
VCC
VCC
2RL
VCC
2RL
VIH or VIL
S0 to S2
Y0
Z
Yn
2RL
E
GND = VEE
GND
RL
2RL
VO
VI
2RL
CL dB
001aak435
b. Switch open condition
Fig 22. Test circuit for measuring crosstalk between switches
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
18 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
11. Package outline
',3 SODVWLFGXDOLQOLQHSDFNDJH OHDGV PLO
627
0(
VHDWLQJSODQH
'
$
$
$
/
F
H
=
Z 0
E
E
H
E
0+
SLQLQGH[
(
PP
VFDOH
',0(16,216 LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
PLQ
$
PD[
E
E
E
F
'
(
H
H
/
0(
0+
Z
=
PD[
PP
LQFKHV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
627
-(,7$
(8523($1
352-(&7,21
,668('$7(
Fig 23. Package outline SOT38-4 (DIP16)
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
19 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
62 SODVWLFVPDOORXWOLQHSDFNDJH OHDGV ERG\ZLGWK PP
627
'
(
$
;
F
\
+(
Y 0 $
=
4
$
$
$
$
SLQLQGH[
ș
/S
/
H
Z 0
ES
GHWDLO;
PP
VFDOH
',0(16,216 LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
LQFKHV
ș
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
627
(
06
-(,7$
(8523($1
352-(&7,21
,668('$7(
Fig 24. Package outline SOT109-1 (SO16)
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
20 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
6623 SODVWLFVKULQNVPDOORXWOLQHSDFNDJH OHDGV ERG\ZLGWKPP
'
627
(
$
;
F
\
+(
Y 0 $
=
4
$
$
$
$
SLQLQGH[
ș
/S
/
GHWDLO;
Z 0
ES
H
PP
VFDOH
',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
ș
PP
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
5()(5(1&(6
,(&
-('(&
-(,7$
02
(8523($1
352-(&7,21
,668('$7(
Fig 25. Package outline SOT338-1 (SSOP16)
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
21 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
76623 SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJH OHDGV ERG\ZLGWKPP
'
627
(
$
;
F
\
+(
Y 0 $
=
4
$
SLQLQGH[
$
$
$
ș
/S
/
H
GHWDLO;
Z 0
ES
PP
VFDOH
',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
ș
PP
R
R
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
5()(5(1&(6
,(&
-('(&
-(,7$
02
(8523($1
352-(&7,21
,668('$7(
Fig 26. Package outline SOT403-1 (TSSOP16)
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
22 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
'+94)1 SODVWLFGXDOLQOLQHFRPSDWLEOHWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJH QROHDGV
627
WHUPLQDOV ERG\[[PP
%
'
$
$
$
(
F
GHWDLO;
WHUPLQDO
LQGH[DUHD
WHUPLQDO
LQGH[DUHD
&
H
H
E
\
\ &
Y 0 & $ %
Z 0 &
/
(K
H
'K
;
PP
VFDOH
',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
PP
$
PD[
$
E
F
'
'K
(
(K
H
/
Y
Z
\
\
H
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
-(,7$
627
02
(8523($1
352-(&7,21
,668('$7(
Fig 27. Package outline SOT763-1 (DHVQFN16)
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
23 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
12. Abbreviations
Table 12.
Abbreviations
Acronym
Description
CMOS
Complementary Metal-Oxide Semiconductor
ESD
ElectroStatic Discharge
HBM
Human Body Model
MM
Machine Model
TTL
Transistor-Transistor Logic
13. Revision history
Table 13.
Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
74LV4051 v.5
20140917
Product data sheet
-
74LV4051 v.4
Modifications:
74LV4051 v.4
Modifications:
•
Figure 7: Figure note added for DHVQFN16 package
20090810
Product data sheet
-
74LV4051 v.3
•
The format of this data sheet has been redesigned to comply with the new identity guidelines
of NXP Semiconductors.
•
•
Legal texts have been adapted to the new company name where appropriate.
Added type number 74LV4051BQ (DHVQFN16 package)
74LV4051 v.3
19960623
Product specification
-
74LV4051 v.2
74LV4051 v.2
19970715
Product specification
-
74LV4051 v.1
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
24 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
14. Legal information
14.1 Data sheet status
Document status[1][2]
Product status[3]
Definition
Objective [short] data sheet
Development
This document contains data from the objective specification for product development.
Preliminary [short] data sheet
Qualification
This document contains data from the preliminary specification.
Product [short] data sheet
Production
This document contains the product specification.
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
The term ‘short data sheet’ is explained in section “Definitions”.
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
14.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
14.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74LV4051
Product data sheet
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
25 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
14.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
15. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
74LV4051
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
26 of 27
74LV4051
NXP Semiconductors
8-channel analog multiplexer/demultiplexer
16. Contents
1
2
3
4
5
5.1
5.2
6
6.1
7
8
9
9.1
9.2
9.3
10
10.1
10.2
10.2.1
11
12
13
14
14.1
14.2
14.3
14.4
15
16
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
Pinning information . . . . . . . . . . . . . . . . . . . . . . 4
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
Functional description . . . . . . . . . . . . . . . . . . . 5
Function table . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5
Recommended operating conditions. . . . . . . . 6
Static characteristics. . . . . . . . . . . . . . . . . . . . . 7
Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
ON resistance . . . . . . . . . . . . . . . . . . . . . . . . . . 8
On resistance waveform and test circuit. . . . . 10
Dynamic characteristics . . . . . . . . . . . . . . . . . 11
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Additional dynamic parameters . . . . . . . . . . . 15
Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 19
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 24
Legal information. . . . . . . . . . . . . . . . . . . . . . . 25
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 25
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Contact information. . . . . . . . . . . . . . . . . . . . . 26
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP Semiconductors N.V. 2014.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 17 September 2014
Document identifier: 74LV4051
工商网监
湘ICP备2023018690号
