MCK12140

MCH12140, MCK12140 Phase-Frequency Detector Description The MCH/K12140 is a phase frequency−detector intended for phase−locked loop applications which require a minimum amount of phase and frequency difference at lock. When used in conjunction with high performance VCO such as the MC100EL1648, a high bandwidth PLL can be realized. The device is functionally compatible with the MC12040 phase−frequency detector with the maximum frequency extending to 800 MHz. When the Reference (R) and VCO (V) inputs are unequal in frequency and/or phase, the differential UP (U) and DOWN (D) outputs will provide pulse streams which when subtracted and integrated provide an error voltage for control of a VCO. See AND8040 for further information. The device is packaged in a small outline, surface mount 8−lead SOIC package. There are two versions of the device to provide I/O compatibility to the two existing ECL standards. The MCH12140 is compatible with MECL 10H™ logic levels while the MCK12140 is compatible to 100 K ECL logic levels. This device can also be used in +5.0 V systems. See AND8020 for termination information Features http://onsemi.com MARKING DIAGRAM 8 8 1 SOIC−8 D SUFFIX CASE 751 1 x A L Y W G x140 ALYW G = H or K = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package 800 MHz Typical Bandwidth Small Outline 8-Lead SOIC Package 75 kW Internal Input Pulldown Resistors >1000 V ESD Protection Pb−Free Packages are Available For proper operation, the input edge rate of the R and V inputs should be less than 5.0 ns. • • • • • PIN CONNECTIONS U U D D 1 2 3 4 8 7 6 5 VCC R V VEE (Top View) ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet. U (fR > fV) R RQ S S R V Q U (fR > fV) D (fV > fR) D (fV > fR) Figure 1. Logic Diagram © Semiconductor Components Industries, LLC, 2006 July, 2006 − Rev. 9 1 Publication Order Number: MCH12140/D MCH12140, MCK12140 Table 1. TRUTH TABLE* Input R 0 0 1 0 1 0 1 1 V 0 1 1 1 1 1 1 0 U X X X X 1 1 1 1 D X X X X 0 0 0 0 Output U X X X X 0 0 0 0 D X X X X 1 1 1 1 R 1 1 1 1 1 0 1 Input V 1 0 1 0 1 1 1 U 0 0 0 0 0 0 0 D 0 0 1 1 1 1 0 Output U 1 1 1 1 1 1 1 D 1 1 0 0 0 0 1 *This is not strictly a functional table; i.e., it does not cover all possible modes of operation. However, it gives a sufficient number of tests to ensure that the device will function properly. Table 2. H−SERIES DC CHARACTERISTICS (VEE = VEE(min) − VEE(max); VCC = GND (Note 1), unless otherwise noted.) −40°C Symbol VOH VOL VIH VIL IIL Characteristic Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input LOW Current Min −1080 −1950 −1230 −1950 0.5 Max −890 −1650 −890 −1500 − Min −1020 −1950 −1170 −1950 0.5 0°C Max −840 −1630 −840 −1480 − Min −980 −1950 −1130 −1950 0.5 25°C Max −810 −1630 −810 −1480 − Min −910 −1950 −1060 −1950 0.3 70°C Max −720 −1595 −720 −1445 − Unit mV mV mV mV mA Table 3. K−SERIES DC CHARACTERISTICS (VEE = VEE(min) − VEE(max); VCC = GND (Note 2), unless otherwise noted.) −40°C Symbol VOH VOL VOHA VOLA VIH VIL IIL Characteristic Output HIGH Voltage Output LOW Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input LOW Current Min −1085 −1830 −1095 − −1165 −1810 0.5 Typ −1005 −1695 − − − − − Max −880 −1555 − −1555 −880 −1475 − Min −1025 −1810 −1035 − −1165 −1810 0.5 0°C to 70°C Typ −955 −1705 − − − − − Max −880 −1620 − −1610 −880 −1475 − Condition VIN = VIH(max) or VIL(min) VIN = VIH(min) or VIL(max) − − VIN = VIL(max) Unit mV mV mV mV mV mV mA http://onsemi.com 2 MCH12140, MCK12140 Table 4. MAXIMUM RATINGS Symbol VEE VI Iout TA VEE Power Supply (VCC = 0 V) Input Voltage (VCC = 0 V) Output Current Operating Temperature Range Operating Range (Note 3) Continuous Surge Rating Value −8.0 to 0 0 to −6.0 50 100 −40 to +70 −5.7 to −4.2 Unit VDC VDC mA °C V Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. NOTE: ESD data available upon request. 1. 10H circuits are designed to meet the DC specifications shown in the table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained. Outputs are terminated through a 50 W resistor to −2.0 V except where otherwise specified on the individual data sheets. 2. This table replaces the three tables traditionally seen in ECL 100 K data books. The same DC parameter values at VEE = −4.5 V now apply across the full VEE range of −4.2 V to −5.5 V. Outputs are terminated through a 50 W resistor to −2.0 V except where otherwise specified on the individual data sheets. 3. Parametric values specified at: H−Series: −4.20 V to −5.50 V K−Series: −4.94 V to −5.50 V Table 5. DC CHARACTERISTICS (VEE = VEE(min) − VEE(max); VCC = GND, unless otherwise noted.) −40°C Symbol IEE VEE IIH Characteristic Power Supply Current H K Power Supply Voltage H K Input HIGH Current Min − − −4.75 −4.20 − Typ 45 45 −5.2 −4.5 − Max − − −5.5 −5.5 150 Min 38 38 −4.75 −4.20 − 0°C Typ 45 45 −5.2 −4.5 − Max 52 52 −5.5 −5.5 150 Min 38 38 −4.75 −4.20 − 25°C Typ 45 45 −5.2 −4.5 − Max 52 52 −5.5 −5.5 150 Min 38 42 −4.75 −4.20 − 70°C Typ 45 50 −5.2 −4.5 − Max 52 58 −5.5 −5.5 150 Unit mA V mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. Table 6. AC CHARACTERISTICS (VEE = VEE(min) − VEE(max); VCC = GND, unless otherwise noted.) −40°C Symbol FMAX tPLH tPHL tr tf Characteristic Maximum Toggle Frequency Propagation Delay−to−Output R, V to D, U Output Rise/Fall Times Q (20 to 80%) Min − 250 − Typ 800 375 225 Max − 500 − Min 650 250 100 0°C Typ 800 375 225 Max − 500 350 Min 650 250 100 25°C Typ 800 375 225 Max − 500 350 Min 650 250 100 70°C Typ 800 375 225 Max − 500 350 Unit − ps ps NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. http://onsemi.com 3 MCH12140, MCK12140 APPLICATIONS INFORMATION R lags V in phase The 12140 is a high speed digital circuit used as a phase When the R and V inputs are equal in frequency and the comparator in an analog phase-locked loop. The device phase of R lags that of V the U output will stay HIGH while determines the “lead” or “lag” phase relationship and time the D output will pulse from HIGH to LOW. The magnitude difference between the leading edges of a VCO (V) signal of the pulse will be proportional to the phase difference and a Reference (R) input. Since these edges occur only once between the V and R inputs reaching a minimum 50% duty per cycle, the detector has a range of ±2p radians. cycle under a 180° out of phase condition. The signal on D The operation of the 12140 can best be described using the indicates to the VCO to decrease in frequency to bring the plots of Figure 2. Figure 2 plots the average value of U, D loop into lock. and the difference between U and D versus the phase difference between the V and R inputs. V frequency > R frequency There are four potential relationships between V and R: R When the frequency of V is greater than that of R the lags or leads V and the frequency of R is less than or greater 12140 behaves in a similar fashion as above. Again the than the frequency of V. Under these four conditions the signal on D indicates that the VCO frequency must be 12140 will function as follows: decreased to bring the loop into lock. Fv > Fr R lags V U R leads V Fv < Fr R leads V in phase VOH VOH − VOL 2 VOH VOH − VOL 2 VOH − VOL 2 −2p −p D p 2p −2p −p U− D p 2p When the R and V inputs are equal in frequency and the phase of R leads that of V the D output will stay HIGH while the U output pulses from HIGH to LOW. The magnitude of the pulse will be proportional to the phase difference between the V and R inputs reaching a minimum 50% duty cycle under a 180° out of phase condition. The signal on U indicates to the VCO to increase in frequency to bring the loop into lock. V frequency < R frequency −2p −p p 2p VOL − VOH 2 Figure 2. Average Output Voltage vs. Phase Difference When the frequency of V is less than that of R the 12140 behaves in a similar fashion as above. Again the signal on U indicates that the VCO frequency must be decreased to bring the loop into lock. From Figure 2 when V and R are at the same frequency and in phase the value of U − D is zero thus providing a zero error voltage to the VCO. This situation indicates the loop is in lock and the 12140 action will maintain the loop in its locked state. ORDERING INFORMATION Device MCH12140D MCH12140DG MCH12140DR2 MCH12140DR2G MCK12140D MCK12140DG MCK12140DR2 MCK12140DR2G Package SOIC−8 SOIC−8 (Pb−Free) SOIC−8 SOIC−8 (Pb−Free) SOIC−8 SOIC−8 (Pb−Free) SOIC−8 SOIC−8 (Pb−Free) Shipping † 98 Units / Rail 98 Units / Rail 2500 / Tape & Reel 2500 / Tape & Reel 98 Units / Rail 98 Units / Rail 2500 / Tape & Reel 2500 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 4 MCH12140, MCK12140 PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE AH − X− A 8 5 B 1 S 4 0.25 (0.010) M Y M −Y− G K NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. 751−01 THRU 751−06 ARE OBSOLETE. NEW STANDARD IS 751−07. MILLIMETERS MIN MAX 4.80 5.00 3.80 4.00 1.35 1.75 0.33 0.51 1.27 BSC 0.10 0.25 0.19 0.25 0.40 1.27 0_ 8_ 0.25 0.50 5.80 6.20 INCHES MIN MAX 0.189 0.197 0.150 0.157 0.053 0.069 0.013 0.020 0.050 BSC 0.004 0.010 0.007 0.010 0.016 0.050 0_ 8_ 0.010 0.020 0.228 0.244 C −Z− H D 0.25 (0.010) M SEATING PLANE N X 45 _ 0.10 (0.004) M J ZY S X S DIM A B C D G H J K M N S SOLDERING FOOTPRINT* 1.52 0.060 7.0 0.275 4.0 0.155 IC 0.6 0.024 1.270 0.050 SCALE 6:1 mm inches *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. MECL 10H is a trademark of Motorola, Inc. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative http://onsemi.com 5 MCH12140/D