TCA0372DP2G

TCA0372, TCA0372B 1.0 A Output Current, Dual Power Operational Amplifiers The TCA0372 is a monolithic circuit intended for use as a power operational amplifier in a wide range of applications, including servo amplifiers and power supplies. No deadband crossover distortion provides better performance for driving coils. Features http://onsemi.com • • • • • • • • • Output Current to 1.0 A Slew Rate of 1.3 V/ms Wide Bandwidth of 1.1 MHz Internal Thermal Shutdown Single or Split Supply Operation Excellent Gain and Phase Margins Common Mode Input Includes Ground Zero Deadband Crossover Distortion Pb−Free Packages are Available* 8 1 PDIP−8 DP1 SUFFIX CASE 626 PDIP−16 DP2 SUFFIX CASE 648 16 1 SOIC−16W DW SUFFIX CASE 751G 1 16 16 1 SOEIAJ−16 DM2 SUFFIX CASE 966 ORDERING INFORMATION VCC Current Bias Monitoring See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet. DEVICE MARKING INFORMATION See general marking information in the device marking section on page 6 of this data sheet. Inv. Input Output Noninv. Input Thermal Protection *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. VEE Figure 1. Representative Block Diagram © Semiconductor Components Industries, LLC, 2005 1 July, 2005 − Rev. 9 Publication Order Number: TCA0372/D TCA0372, TCA0372B MAXIMUM RATINGS Rating Supply Voltage (from VCC to VEE) Input Differential Voltage Range Input Voltage Range Junction Temperature (Note 2) Operating Temperature Range Storage Temperature Range DC Output Current Peak Output Current (Nonrepetitive) Thermal Resistance, Junction−to−Air Case 626 Case 648 Case 751G Thermal Resistance, Junction−to−Case Case 626 Case 648 Case 751G Symbol VS VIDR VIR TJ TA Tstg IO I(max) RqJA 137 72 80 RqJC 23 10 12 °C/W Value 40 Note 1 Note 1 +150 −40 to +125 −55 to +150 1.0 1.5 Unit V V V °C °C °C A A °C/W Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. Either or both input voltages should not exceed the magnitude of VCC or VEE. 2. Power dissipation must be considered to ensure maximum junction temperature (TJ) is not exceeded. http://onsemi.com 2 TCA0372, TCA0372B DC ELECTRICAL CHARACTERISTICS (VCC = +15 V, VEE = −15 V, RL connected to ground, TA = −40° to +125°C.) Characteristics Input Offset Voltage (VCM = 0) TA = +25°C TA, Tlow to Thigh Average Temperature Coefficient of Offset Voltage Input Bias Current (VCM = 0) Input Offset Current (VCM = 0) Large Signal Voltage Gain VO = ±10 V, RL = 2.0 k Output Voltage Swing (IL = 100 mA) TA = +25°C TA = Tlow to Thigh TA = +25°C TA = Tlow to Thigh Output Voltage Swing (IL = 1.0 A) VCC = +24 V, VEE = 0 V, TA = +25°C VCC = +24 V, VEE = 0 V, TA = Tlow to Thigh VCC = +24 V, VEE = 0 V, TA = +25°C VCC = +24 V, VEE = 0 V, TA = Tlow to Thigh Input Common Mode Voltage Range TA = +25°C TA = Tlow to Thigh Common Mode Rejection Ratio (RS = 10 k) Power Supply Rejection Ratio (RS = 100 W) Power Supply Current TA = +25°C TA = Tlow to Thigh TCA0372 TCA0372B TCA0372 TCA0372B Symbol VIO − − DVIO/DT IIB IIO AVOL VOH 14.0 13.9 − − 22.5 22.5 − − 14.2 − −14.2 − 22.7 − 1.3 − − − −14.0 −13.9 V − − 1.5 1.5 V VEE to (VCC −1.0) VEE to (VCC −1.3) CMRR PSRR ID − − − − 5.0 8.0 − − 10 10 14 14 70 70 90 90 − − dB dB mA − − − 30 1.0 − 20 100 10 100 15 20 − 500 50 − mV/°C nA nA V/mV V Min Typ Max Unit mV VOL VOH VOL VICR AC ELECTRICAL CHARACTERISTICS (VCC = +15 V, VEE = −15 V, RL connected to ground, TA = +25°C, unless otherwise noted.) Characteristics Slew Rate (Vin = −10 V to +10 V, RL = 2.0 k, CL = 100 pF) AV = −1.0, TA = Tlow to Thigh Gain Bandwidth Product (f = 100 kHz, CL = 100 pF, RL = 2.0 k) TA = 25°C TA = Tlow to Thigh Phase Margin TJ = Tlow to Thigh RL = 2.0 k, CL = 100 pF Gain Margin RL = 2.0 k, CL = 100 pF Equivalent Input Noise Voltage RS = 100 W, f = 1.0 to 100 kHz Total Harmonic Distortion AV = −1.0, RL = 50 W, VO = 0.5 VRMS, f = 1.0 kHz Symbol SR GBW 0.9 0.7 fm Am en THD − − − − 1.4 − 65 15 22 0.02 − − − − − − Degrees dB nV/ √ Hz % Min 1.0 Typ 1.4 Max − Unit V/ms MHz NOTE: In case VEE is disconnected before VCC, a diode between VEE and Ground is recommended to avoid damaging the device. http://onsemi.com 3 TCA0372, TCA0372B 6.5 ICC, SUPPLY CURRENT (mA) Vsat , OUTPUT SATURATION VOLTAGE (V) VCC VCC−1.0 VCC−2.0 VCC+2.0 VCC+1.0 VEE 0 0.5 IL, LOAD CURRENT (A) 1.0 VCC = 24 V VEE = 0 V 5.5 4.5 3.5 2.5 0 2.0 4.0 6.0 8.0 10 12 14 16 18 20 VCC, |VEE|, SUPPLY VOLTAGE (V) Figure 2. Supply Current versus Supply Voltage with No Load Figure 3. Output Saturation Voltage versus Load Current 80 60 GAIN (dB) 40 20 VCC = +15 V VEE = −15 V RL = 2.0 kW 80 φ m , PHASE MARGIN (DEGREES) 90 100 110 120 PHASE (DEGREES) 70 60 50 40 30 20 VCC = +15 V VEE = −15 V RL = 2.0 kW AV = −100 −20 1.0 10 100 f, FREQUENCY (kHz) 1000 130 10000 0 0.4 0.8 1.2 1.6 2.0 CL, OUTPUT LOAD CAPACITANCE (nF) Figure 4. Voltage Gain and Phase versus Frequency Figure 5. Phase Margin versus Output Load Capacitance VO,OUTPUT VOLTAGE (50 mV/DIV) t, TIME (1.0 ms/DIV) VO,OUTPUT VOLTAGE (5.0 V/DIV) VCC = +15 V VEE = −15 V AV = +1.0 RL = 2.0 kW VCC = +15 V VEE = −15 V AV = +1.0 RL = 2.0 kW t, TIME (10 ms/DIV) Figure 6. Small Signal Transient Response Figure 7. Large Signal Transient Response http://onsemi.com 4 TCA0372, TCA0372B VCC = +15 V VEE = −15 V AV = +100 R L = 50 W VCC E1 200 mV/DIV VS/2 + − + − E2 5.0 V/DIV t, TIME (100 ms/DIV) VS = Logic Supply Voltage Must Have VCC > VS E1, E2 = Logic Inputs Figure 8. Sine Wave Response Figure 9. Bidirectional DC Motor Control with Microprocessor−Compatible Inputs VS Rx 0.1 mF 0.1 mF R7 10 k + − R6 10 k R2 10 k R5 10 k R8 10 k Vin R1 10 k + − R3 5.0 W 2R3 @ R1 where, RM = internal resistance of motor. RM VS The voltage available at the terminals of the motor is: VM + 2 (V1 – ) ) |Ro| @ IM 2 2R3 @ R1 where, |Ro| = and IM is the motor current. Rx For circuit stability, ensure that Rx > Figure 10. Bidirectional Speed Control of DC Motors http://onsemi.com 5 TCA0372, TCA0372B ORDERING INFORMATION Device TCA0372DW TCA0372DWG TCA0372DWR2 TCA0372DWR2G TCA0372BDWR2 TCA0372BDWR2G TCA0372DP1 TCA0372DP1G TCA0372BDP1 TCA0372BDP1G TCA0372DP2 TCA0372DP2G TCA0372DM2EL TCA0372DM2ELG Package SOIC−16W SOIC−16W (Pb−Free) SOIC−16W SOIC−16W (Pb−Free) SOIC−16W SOIC−16W (Pb−Free) PDIP−8 PDIP−8 (Pb−Free) PDIP−8 PDIP−8 (Pb−Free) PDIP−16 PDIP−16 (Pb−Free) SOEIAJ−16 SOEIAJ−16 (Pb−Free) Shipping † 47 Units / Rail 47 Units / Rail 1000 Tape & Reel 1000 Tape & Reel 1000 Tape & Reel 1000 Tape & Reel 50 Units / Rail 50 Units / Rail 50 Units / Rail 50 Units / Rail 25 Units / Rail 25 Units / Rail 2500 Tape & Reel 2500 Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. MARKING DIAGRAMS PDIP−8 DP1 SUFFIX CASE 626 8 0372DP1 AWL YYWW 1 1 8 0372BDP1 AWL YYWW 1 16 TCA0372DP2 AWLYYWW PDIP−16 DP2 SUFFIX CASE 648 SOIC−16W DW SUFFIX CASE 751G 16 16 16 TCA0372BDW AWLYYWW 1 A WL, L YY, Y WW, W 1 = Assembly Location = Wafer Lot = Year = Work Week SOEIAJ−16 DM2 SUFFIX CASE 966 TCA0372DW AWLYYWW 1 TCA0372 ALYW http://onsemi.com 6 TCA0372, TCA0372B PIN CONNECTIONS CASE 648 Output A 1 VCC 2 Output B 3 VEE/GND 4 5 Inputs B 6 7 Inputs A 8 (Top View) *Pins 4 and 9 to 16 are internally connected. +− −+ 16 GND 15 GND 14 GND 13 GND 12 GND 11 GND 10 GND 9 GND Output A 1 VCC 2 Output B VEE/GND 3 4 CASE 626 − + + − CASE 751G 8 7 6 5 Inputs B Inputs A VCC 1 Output B 2 NC 3 VEE/GND 4 5 −+ +− 16 Output A 15 NC 14 NC 13 12 11 NC 10 9 (Top View) Inputs A VEE/GND (Top View) NC 6 7 Inputs B 8 CASE 966 VEE/GND 1 NC 2 Output A 3 VCC 4 Output B 5 NC 6 NC 7 VEE/GND 8 (Top View) − + + − 16 VEE/GND 15 NC 14 13 12 11 10 NC 9 VEE/GND Inputs A Inputs B http://onsemi.com 7 TCA0372, TCA0372B PACKAGE DIMENSIONS PDIP−8 DP1 SUFFIX CASE 626−05 ISSUE L NOTES: 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS). 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. DIM A B C D F G H J K L M N MILLIMETERS MIN MAX 9.40 10.16 6.10 6.60 3.94 4.45 0.38 0.51 1.02 1.78 2.54 BSC 0.76 1.27 0.20 0.30 2.92 3.43 7.62 BSC −−− 10 _ 0.76 1.01 INCHES MIN MAX 0.370 0.400 0.240 0.260 0.155 0.175 0.015 0.020 0.040 0.070 0.100 BSC 0.030 0.050 0.008 0.012 0.115 0.135 0.300 BSC −−− 10_ 0.030 0.040 8 5 −B− 1 4 F NOTE 2 −A− L C −T− SEATING PLANE J N D K M M TA B H G 0.13 (0.005) M M PDIP−16 DP2 SUFFIX CASE 648−08 ISSUE T −A− 16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. B 1 8 F S C L −T− H G D 16 PL SEATING PLANE K J TA M M 0.25 (0.010) M DIM A B C D F G H J K L M S INCHES MIN MAX 0.740 0.770 0.250 0.270 0.145 0.175 0.015 0.021 0.040 0.70 0.100 BSC 0.050 BSC 0.008 0.015 0.110 0.130 0.295 0.305 0_ 10 _ 0.020 0.040 MILLIMETERS MIN MAX 18.80 19.55 6.35 6.85 3.69 4.44 0.39 0.53 1.02 1.77 2.54 BSC 1.27 BSC 0.21 0.38 2.80 3.30 7.50 7.74 0_ 10 _ 0.51 1.01 http://onsemi.com 8 TCA0372, TCA0372B PACKAGE DIMENSIONS SOIC−16W DW SUFFIX CASE 751G−03 ISSUE B D 16 M 9 A q h X 45 _ 0.25 NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS MIN MAX 2.35 2.65 0.10 0.25 0.35 0.49 0.23 0.32 10.15 10.45 7.40 7.60 1.27 BSC 10.05 10.55 0.25 0.75 0.50 0.90 0_ 7_ H M B 8X E 1 16X 8 B TA S B B S 0.25 M DIM A A1 B C D E e H h L q SEATING PLANE A A1 14X e T C SOEIAJ−16 DM2 SUFFIX CASE 966−01 ISSUE O 16 9 L LE Q1 E HE M_ L DETAIL P 1 8 Z D e A VIEW P c NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018). DIM A A1 b c D E e HE L LE M Q1 Z MILLIMETERS MIN MAX −−− 2.05 0.05 0.20 0.35 0.50 0.18 0.27 9.90 10.50 5.10 5.45 1.27 BSC 7.40 8.20 0.50 0.85 1.10 1.50 10 _ 0_ 0.70 0.90 −−− 0.78 INCHES MIN MAX −−− 0.081 0.002 0.008 0.014 0.020 0.007 0.011 0.390 0.413 0.201 0.215 0.050 BSC 0.291 0.323 0.020 0.033 0.043 0.059 10 _ 0_ 0.028 0.035 −−− 0.031 b 0.13 (0.005) M A1 0.10 (0.004) http://onsemi.com 9 TCA0372, TCA0372B ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: N. American Technical Support: 800−282−9855 Toll Free Literature Distribution Center for ON Semiconductor USA/Canada P.O. Box 61312, Phoenix, Arizona 85082−1312 USA Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada Japan : ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada Phone: 81−3−5773−3850 Email: orderlit@onsemi.com ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative. http://onsemi.com 10 TCA0372/D