0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
23S05-1DCGI

23S05-1DCGI

  • 厂商:

    RENESAS(瑞萨)

  • 封装:

    SOIC8_150MIL

  • 描述:

    IC CLK BUFFER PLL STD DRV 8-SOIC

  • 数据手册
  • 价格&库存
23S05-1DCGI 数据手册
IDT23S05 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT23S05 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE FEATURES: DESCRIPTION: • • • • • • • • • • • • • The IDT23S05 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The IDT23S05 is an 8-pin version of the IDT23S09. IDT23S05 accepts one reference input, and drives out five low skew clocks. The -1H version of this device operates up to 133MHz frequency and has a higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT23S05 enters power down. In this mode, the device will draw less than 12µA for Commercial Temperature range and less than 25µA for Industrial temperature range, the outputs are tri-stated, and the PLL is not running, resulting in a significant reduction of power. The IDT23S05 is characterized for both Industrial and Commercial operation. Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five outputs Zero Input-Output Delay Output Skew < 250ps Low jitter
23S05-1DCGI 价格&库存

很抱歉,暂时无法提供与“23S05-1DCGI”相匹配的价格&库存,您可以联系我们找货

免费人工找货