0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
IDT5V991A-5JGI8

IDT5V991A-5JGI8

  • 厂商:

    RENESAS(瑞萨)

  • 封装:

    LCC32

  • 描述:

    IC CLK DVR PLL 3.3V PROGR 32PLCC

  • 数据手册
  • 价格&库存
IDT5V991A-5JGI8 数据手册
IDT5V991A 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES IDT5V991A 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK™ FEATURES: DESCRIPTION: • • • • The IDT5V991A is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5V991A has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels. When the GND/sOE pin is held low, all the outputs are synchronously enabled. However, if GND/sOE is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled. Furthermore, when the VCCQ/PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When VCCQ/ PE is held low, all the outputs are synchronized with the negative edge of REF. Both devices have LVTTL outputs with 12mA balanced drive outputs. REF is 5V tolerant 4 pairs of programmable skew outputs Low skew: 200ps same pair, 250ps all outputs Selectable positive or negative edge synchronization: Excellent for DSP applications Synchronous output enable Output frequency: 3.75MHz to 85MHz 2x, 4x, 1/2, and 1/4 outputs 3 skew grades: IDT5V991A-2: tSKEW0
IDT5V991A-5JGI8 价格&库存

很抱歉,暂时无法提供与“IDT5V991A-5JGI8”相匹配的价格&库存,您可以联系我们找货

免费人工找货