900MHz, Low Voltage,
LVPECL Clock Synthesizer
MPC92439
Product Discontinuance Notice – Last Time Buy Expires on (12/7/2013)
The MPC92439 is a 3.3 V compatible, PLL based clock synthesizer targeted for high
performance clock generation in mid-range to high-performance telecom, networking and
computing applications. With output frequencies from 3.125 MHz to 900 MHz and the
support of differential LVPECL output signals the device meets the needs of the most
demanding clock applications.
DATA SHEET
900MHZ LOW VOLTAGE
CLOCK SYNTHESIZER
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
3.125 MHz to 900 MHz synthesized clock output signal
Differential LVPECL output
LVCMOS compatible control inputs
On-chip crystal oscillator for reference frequency generation
Alternative LVCMOS compatible reference input
3.3V power supply
Fully integrated PLL
Minimal frequency overshoot
Serial 3-wire programming interface
Parallel programming interface for power-up
28-PLCC and 32-LQFP packaging
28-Lead and 32-lead Pb-free packages available
SiGe Technology
Ambient temperature range 0C to + 70C
Pin and function compatible to the MC12439 and MPC9239
FN SUFFIX(1)
28-LEAD PLCC PACKAGE
CASE 776-02
EI SUFFIX(2)
28-LEAD PLCC PACKAGE
CASE 776-02
FA SUFFIX(1)
32-LEAD LQFP PACKAGE
CASE 873A-03
Functional Description
P
R
O
P
O
S
E
D
The internal crystal oscillator uses the external quartz crystal as the basis of its frequency
reference. The frequency of the internal crystal oscillator or external reference clock signal is
multiplied by the PLL. The VCO within the PLL operates over a range of 400 to 900 MHz. Its
output is scaled by a divider that is configured by either the serial or parallel interfaces. The
AC SUFFIX(2)
crystal oscillator frequency fXTAL, the PLL feedback-divider M and the PLL post-divider N de32-LEAD
LQFP PACKAGE
termine the output frequency.
CASE
873A-03
The feedback path of the PLL is internal. The PLL adjusts the VCO output frequency to
be M times the reference frequency by adjusting the VCO control voltage. Note that for
K SUFFIX
some values of M (either too high or too low) the PLL will not achieve phase lock. The PLL
32-LEAD VFQFN PACKAGE
will be stable if the VCO frequency is within the specified VCO frequency range (400 to 900
Pb-FREE PACKAGE
MHz). The M-value must be programmed by the serial or parallel interface.
The PLL post-divider N is configured through either the serial or the parallel interfaces,
Notes:
and can provide one of four division ratios (1, 2, 4, or 8). This divider extends performance
(1) FN, FA suffix: leaded terminations
of the part while providing a 50% duty cycle. The output driver is driven differentially from
(2) EI, AC suffix: lead-free, RoHS-compliant, EPP
the output divider, and is capable of driving a pair of transmission lines terminated 50 to
VCC – 2.0V. The positive supply voltage for the internal PLL is separated from the power
supply for the core logic and output drivers to minimize noise induced jitter.
ORDERING INFORMATION
The configuration logic has two sections: serial and parallel. The parallel interface uses
Device
Package
the values at the M[6:0] and N[1:0] inputs to configure the internal counters. It is recommended on system reset to hold the P_LOAD input LOW until power becomes valid. On the
MPC92439EI
PLCC-28 (Pb-Free)
LOW-to-HIGH transition of P_LOAD, the parallel inputs are captured. The parallel interface
MPC92439FA
LQFP-32
has priority over the serial interface. Internal pullup resistors are provided on the M[6:0] and
MPC92439AC
LQFP-32 (Pb-Free)
N[1:0] inputs prevent the LVCMOS compatible control inputs from floating. The serial interface centers on a twelve bit shift register. The shift register shifts once per rising edge of the
MPC92439KLF
VFQFN-32 (Pb-Free)
S_CLOCK input. The serial input S_DATA must meet setup and hold timing as specified in
the AC Characteristics section of this document. The configuration latches will capture the
value of the shift register on the HIGH-to-LOW edge of the S_LOAD input. See PROGRAMMING INTERFACE for more information. The TEST
output reflects various internal node values, and is controlled by the T[2:0] bits in the serial data stream. In order to minimize the PLL jitter, it
is recommended to avoid active signal on the TEST output. The PWR_DOWN pin, when asserted, will synchronously divide the FOUT by 16.
The power down sequence is clocked by the PLL reference clock, thereby causing the frequency reduction to happen relatively slowly. Upon
de-assertion of the PWR_DOWN pin, the FOUT input will step back up to its programmed frequency in four discrete increments.
PROPOSED
MPC92439 REVISION 5 FEBRUARY 6, 2013
1
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
XTAL_IN
XTAL_OUT
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
1
XTAL
Ref
10 – 20 MHz
PLL
400 – 900 MHz
0
FREF_EXT
1
2
4
8
VCO
VCC
11
00
01
10
1
16
FOUT
FOUT
OE
0
FB
0 TO 127
7-BIT M-DIVIDER
XTAL_SEL
2
7
VCC
TEST
TEST
M-LATCH
3
N-LATCH
T-LATCH
LE
P_LOAD
S_LOAD
P/S
0
1
0
S_DATA
S_CLOCK
1
BITS 3-4
BITS 11-5
BITS 0-2
12-BIT SHIFT REGISTER
VCC
M[0:6]
N[1:0]
PWR_DOWN
OE
M[4]
19
M[5]
20
M[6]
21
XTAL_SEL
22
NC
GND
23
N0
TEST
24
N1
VCC
25
NC
GND
S_DATA
FOUT
26
FOUT
S_CLOCK
VCC
Figure 1. MPC92439 Logic Diagram
24
23
22
21
20
19
18
17
18
N[1]
27
17
N[0]
GND
25
16
NC
S_LOAD
28
16
NC
TEST
26
15
M[3]
VCC_PLL
1
15
XTAL_SEL
VCC
27
14
M[2]
PWR_DOWN
VCC
13
14
M[6]
28
M[1]
2
GND
29
12
M[0]
FREF_EXT
3
13
M[5]
FOUT
30
11
P_LOAD
XTAL_IN
4
12
M[4]
FOUT
31
10
OE
VCC
32
9
MPC92439 REVISION 5 FEBRUARY 6, 2013
2
3
4
5
6
7
8
S_LOAD
VCC_PLL
VCC_PLL
POWER_DOWN
FREF_EXT
XTAL_IN
Figure 2. MPC92439 28-Lead PLCC Pinout
(Top View)
1
S_DATA
11
M[3]
10
M[2]
9
M[1]
8
M[0]
7
P_LOAD
6
OE
XTAL_OUT
5
MPC92439
S_CLOCK
MPC92439
XTAL_OUT
Figure 3. MPC92439 32-Lead Package Pinout
(Top View)
2
©2013 Integrated Device Technology, Inc.
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
M4
D
M5
TL
M6
NC
N0
NC
N1
EL
MPC92439 Data Sheet
S
26
27
P
13
M1
12
M0
11
PLO D
10
OE
3
4
5
6
7
8
TL
CLOC
2
FREF E T
9
1
PO ER DO N
32
O
VCC
M2
VCC PLL
31
R
30
FO T
M3
14
VCC PLL
FO T
P
28
29
15
D T
VCC
ND
MPC92439
NC
LO D
VCC
16
TL O T
N
TE T
O
25
E
24 23 22 21 20 19 18 17
ND
Figure 4. 32-Lead VFQFN Package Pinout (Top View)
MPC92439 REVISION 5 FEBRUARY 6, 2013
3
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
Table 1. Pin Configurations
Pin
I/O
Default
Type
6
Analog
XTAL_IN, XTAL_OUT
FREF_EXT
Input
FOUT, FOUT
Output
TEST
Output
0
Function
Crystal oscillator interface
LVCMOS Alternative PLL reference input
LVPECL
Differential clock output
LVCMOS Test and device diagnosis output
XTAL_SEL
Input
1
LVCMOS PLL reference select input
PWR_DOWN
Input
0
LVCMOS Configuration input for power down mode. Assertion (deassertion) of power down will
decrease (increase) the output frequency by a ratio of 16 in 4 discrete steps.
PWR_DOWN assertion (deassertion) is synchronous to the input reference clock.
S_LOAD
Input
0
LVCMOS Serial configuration control input. This inputs controls the loading of the configuration
latches with the contents of the shift register. The latches will be transparent when this
signal is high, thus the data must be stable on the high-to-low transition.
P_LOAD
Input
1
LVCMOS Parallel configuration control input. this input controls the loading of the configuration
latches with the content of the parallel inputs (M and N). The latches will be
transparent when this signal is low, thus the parallel data must be stable on the lowto-high transition of P_LOAD. P_LOAD is state sensitive.
S_DATA
Input
0
LVCMOS Serial configuration data input.
S_CLOCK
Input
0
LVCMOS Serial configuration clock input.
M[0:6]
Input
1
LVCMOS Parallel configuration for PLL feedback divider (M).
M is sampled on the low-to-high transition of P_LOAD.
N[1:0]
Input
1
LVCMOS Parallel configuration for Post-PLL divider (N).
N is sampled on the low-to-high transition of P_LOAD.
OE
Input
1
LVCMOS Output enable (active high)
The output enable is synchronous to the output clock to eliminate the possibility of runt
pulses on the FOUT output. OE = L low stops FOUT in the logic low state (FOUT = L,
FOUT = H).
GND
Supply
Ground
VCC
Supply
VCC
Negative power supply (GND).
Positive power supply for I/O and core. All VCC pins must be connected to the positive
power supply for correct operation.
Supply
VCC_PLL
VCC
NC
PLL positive power supply (analog power supply).
Do not connect
Table 2. Output Frequency Range and PLL Post-Divider N
PWR_DOWN
N
VCO Output Frequency Division
FOUT Frequency Range
0
2
200 - 450 MHz
0
1
4
100 -225 MHz
0
1
0
8
50-112.5 MHz
0
1
1
1
400-900 MHz
1
0
0
32
12.5-28.125 MHz
1
0
1
64
6.25-14.0625 MHz
1
1
0
128
3.125-7.03125 MHz
1
1
1
16
25-56.25 MHz
1
0
0
0
0
MPC92439 REVISION 5 FEBRUARY 6, 2013
4
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
Table 3. Function Table
Input
0
1
XTAL_SEL
FREF_EXT
XTAL interface
OE
Outputs disabled, FOUT is stopped in the logic low state
(FOUT = L, FOUT = H)
Outputs enabled
PWR_DOWN
Output divider 1
Output divider 16
Table 4. General Specifications
Symbol
Characteristics
Min
Typ
Max
Unit
VTT
Output Termination Voltage
VCC – 2
MM
ESD Protection (Machine Model)
200
V
HBM
ESD Protection (Human Body Model)
2000
V
200
LU
Latch-Up Immunity
CIN
Input Capacitance
JA
LQFP 32 Thermal Resistance Junction to Ambient
JESD 51-3, single layer test board
PROPOSED
Thermal Resistance Junction to Ambient 32 VFQFN
JC
mA
4.0
JESD 51-6, 2S2P multi-layer test board
2.5
43.0
LQFP 32 Thermal Resistance Junction to Case
Condition
V
pF
Inputs
83.1
73.3
68.9
63.8
57.4
86.0
75.4
70.9
65.3
59.6
C/W
C/W
C/W
C/W
C/W
Natural convection
100 ft/min
200 ft/min
400 ft/min
800 ft/min
59.0
54.4
52.5
50.4
47.8
60.6
55.7
53.8
51.5
48.8
C/W
C/W
C/W
C/W
C/W
Natural convection
100 ft/min
200 ft/min
400 ft/min
800 ft/min
1
37.6
0
33.7
C/W
23.0
26.3
C/W
meters per second
MIL-SPEC 883E
Method 1012.1
Table 5. Absolute Maximum Ratings(1)
Symbol
Characteristics
Min
Max
Unit
VCC
Supply Voltage
–0.3
4.6
V
VIN
DC Input Voltage
–0.3
VCC + 0.3
V
DC Output Voltage
–0.3
VCC + 0.3
V
20
mA
50
mA
125
C
VOUT
IIN
IOUT
TS
DC Input Current
DC Output Current
Storage Temperature
–65
Condition
1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.
MPC92439 REVISION 5 FEBRUARY 6, 2013
5
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
Table 6. DC Characteristics (VCC = 3.3V ± 5%, TA = 0°C to +70°C)
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
LVCMOS Control Inputs (FREF_EXT, POWER_DOWN, XTAL_SEL, P_LOAD, S_LOAD, S_DATA, S_CLOCK, M[0:8], N[0:1]. OE)
VIH
Input High Voltage
VIL
Input Low Voltage
IIN
Input Current(1)
2.0
VCC + 0.3
V
LVCMOS
0.8
V
LVCMOS
200
A
VIN = VCC or GND
Differential Clock Output FOUT(2)
VOH
Output High Voltage
VCC–1.11
VCC–0.74
V
LVPECL
VOL
Output Low Voltage
VCC–1.95
VCC–1.60
V
LVPECL
V
IOH = –0.8 mA
V
IOL = 0.8 mA
Test and Diagnosis Output TEST
VOH
Output High Voltage
VOL
Output Low Voltage
2.0
0.55
Supply Current
ICC_PLL
ICC
Maximum PLL Supply Current
Maximum Supply Current
62
20
mA
VCC_PLL Pins
110
mA
All VCC Pins
1. Inputs have pull-down resistors affecting the input current.
2. Outputs terminated 50 to VTT = VCC – 2V.
Table 7. AC Characteristics (VCC = 3.3 V ± 5%, TA = 0°C to +70°C)(1)
Symbol
Characteristics
Min
Typ
Max
Unit
fXTAL
Crystal interface frequency range
10
20
MHz
fVCO
VCO frequency range(2)
400
900
MHz
fMAX
Output Frequency
400
200
100
50
900
450
225
112.5
MHz
MHz
MHz
MHz
0
10
MHz
fS_CLOCK
tP,MIN
N = 11 (1)
N = 00 (2)
N = 01 (4)
N = 10 (8)
Serial Interface Programming Clock Frequency(3)
Minimum Pulse Width
DC
Output Duty Cycle
tr, tf
Output Rise/Fall Time
(S-LOAD, P_LOAD)
50
45
0.05
55
%
0.3
ns
Setup Time
S_DATA to S_CLOCK
S_CLOCK to S_LOAD
M, N to P_LOAD
20
20
20
ns
ns
ns
tS
Hold Time
S_DATA to S_CLOCK
M, N to P_LOAD
20
20
ns
ns
tJIT(CC)
Cycle-to-cycle jitter (RMS 1)(4)
N=11 (÷1)
N=00 (÷2)
N=01 (÷4)
N=10 (÷8)
12
25
55
65
tJIT(CC)
Period jitter (RMS 1)(5)
N=11 (÷1)
N=00 (÷2)
N=01 (÷4)
N=10 (÷8)
13
23
36
40
Maximum PLL Lock Time
PWR_DOWN = 0
ns
50
tS
tLOCK
Condition
10
20% to 80%
ps
ms
1. AC characteristics apply for parallel output termination of 50 to VTT.
2. The input frequency fXTAL and the PLL feedback divider M must match the VCO frequency range: fVCO = fXTAL · M
3. The frequency of S_CLOCK is limited to 10 MHz in serial programming mode. S_CLOCK can be switched at higher frequencies when used
as test clock in test mode 6. See APPLICATIONS INFORMATION for more details.
4. Maximum cycle jitter measured at the lowest VCO frequency. Figure 5 shows the cycle jitter vs. frequency characteristics
5. Maximum period jitter measured at the lowest VCO frequency. Figure 6 shows the period jitter vs. frequency characteristics
MPC92439 REVISION 5 FEBRUARY 6, 2013
6
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
Table 8. MPC92439 Frequency Operating Range (in MHz)
VCO frequency for an crystal interface frequency of
M
M[6:0]
1
2
4
8
20
0010100
400
21
0010101
420
22
0010110
440
23
0010111
414
460
24
0011000
432
480
25
0011001
400
450
26
0011010
416
468
500
400
200
100
50
520
416
208
104
27
0011011
432
52
486
540
432
216
108
54
28
0011100
29
0011101
406
448
504
560
448
224
112
56
464
522
580
464
232
116
30
0011110
58
420
480
540
600
480
240
120
60
31
32
0011111
434
496
558
620
496
248
124
62
0100000
448
512
576
640
512
256
128
64
33
0100001
34
0100010
408
462
528
594
660
528
264
132
66
476
544
612
680
544
272
136
35
0100011
68
420
490
560
630
700
560
280
140
70
36
37
0100100
432
504
576
648
720
576
288
144
72
0100101
444
518
592
666
740
592
296
148
74
38
0100110
456
532
608
684
760
608
304
152
76
39
0100111
468
546
624
702
780
624
312
156
78
40
0101000
400
480
560
640
720
800
640
320
160
80
41
0101001
410
492
574
656
738
820
656
328
164
82
42
0101010
420
504
588
672
756
840
672
336
168
84
43
0101011
430
516
602
688
774
860
688
344
172
86
44
0101100
440
528
616
704
792
880
704
352
176
88
45
0101101
450
540
630
720
810
900
720
360
180
90
46
0101110
460
552
644
736
828
736
368
184
92
47
0101111
470
564
658
752
846
752
376
188
94
48
0110000
480
576
672
768
864
768
384
192
96
49
0110001
490
588
684
784
882
784
392
196
98
50
0110010
500
600
700
800
900
800
400
200
100
51
0110011
510
612
714
816
816
408
204
102
52
0110100
520
624
728
832
832
416
208
104
53
0110101
530
636
742
848
848
424
212
106
54
0110110
540
648
756
864
864
432
216
108
55
0110111
550
660
770
880
880
440
220
110
56
0111000
560
672
784
896
896
448
224
112
57
0111001
570
684
798
58
0111010
580
696
812
59
0111011
590
708
826
60
0111100
600
720
840
61
0111101
610
732
854
62
0111110
620
744
868
63
0111111
630
756
882
64
1000000
640
768
896
...
...
...
...
10
MPC92439 REVISION 5 FEBRUARY 6, 2013
12
14
16
18
7
20
Output frequency for fXTAL=16 MHz and for N =
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
PROGRAMMING INTERFACE
Programming the MPC92439
Programming the MPC92439 amounts to properly configuring the
internal PLL dividers to produce the desired synthesized frequency
at the output. The output frequency can be represented by this
formula:
fOUT = fXTAL M N
Substituting N for the four available values for N (1, 2, 4, 8) yields:
Table 9. Output Frequency Range for fXTAL = 16 MHz
N
(1)
where fXTAL is the crystal frequency, M is the PLL feedback-divider
and N is the PLL post-divider. The input frequency and the selection
of the feedback divider M is limited by the VCO-frequency range.
fXTAL and M must be configured to match the VCO frequency range
of 400 to 900 MHz in order to achieve stable PLL operation:
MMIN = fVCO,MIN (fXTAL) and
(2)
MMAX = fVCO,MAX (fXTAL)
(3)
FOUT Range
FOUT Step
2
8M
200-450 MHz
8 MHz
4
4M
100-225 MHz
4 MHz
8
2M
50-112.5 MHz
2 MHz
1
16M
400-900 MHz
16 MHz
0
Value
0
0
0
1
1
0
1
1
Example Calculation for an 16 MHz Input Frequency
For example, if an output frequency of 384 MHz was desired, the
following steps would be taken to identify the appropriate M and N
values. 384 MHz falls within the frequency range set by an N value
of 2, so N[1:0]=00. For N = 2, FOUT = 8M and M = FOUT8.
Therefore, M = 384 8 = 48, so M[6:0] = 0110000. Following this
procedure a user can generate any whole frequency between 50
MHz and 900 MHz. The size of the programmable frequency steps
will be equal to:
For instance, the use of a 16 MHz input frequency requires the
configuration of the PLL feedback divider between M = 25 and M =
56. Table 8 shows the usable VCO frequency and M divider range for
other example input frequencies. Assuming that a 16 MHz input
frequency is used, equation (1) reduces to:
fOUT = 16 M N
FOUT
1
(4)
fSTEP = fXTAL N
(5)
APPLICATIONS INFORMATION
Jitter Performance of the MPC92439
Figure 5 and Figure 6 illustrate the RMS jitter performance of the
MPC92439 across its specified VCO frequency range. The cycle-tocycle and period jitter is a function of the VCO frequency and the
output divider N. The general trend is that as the output frequency
increases (higher VCO frequency and lower N-divider) the
MPC92439 output jitter decreases. Optimum jitter performance can
be achieved at higher VCO and output frequencies. The maximum
cycle-to-cycle and period jitter published in Table 7 correspond to the
jitter performance at the lowest VCO frequency limit).
Figure 6. MPC92439 Period Jitter
Using the Parallel and Serial Interface
The M and N counters can be loaded either through a parallel or
serial interface. The parallel interface is controlled via the P_LOAD
signal such that a LOW to HIGH transition will latch the information
present on the M[6:0] and N[1:0] inputs into the M and N counters.
When the P_LOAD signal is LOW the input latches will be
transparent and any changes on the M[6:0] and N[1:0] inputs will
affect the FOUT output pair. To use the serial port the S_CLOCK
signal samples the information on the S_DATA line and loads it into
a 12 bit shift register. Note that the P_LOAD signal must be HIGH for
the serial load operation to function. The Test register is loaded with
the first three bits, the N register with the next two, and the M register
with the final eight bits of the data stream on the S_DATA input. For
each register the most significant bit is loaded first (T2, N1 and M6).
A pulse on the S_LOAD pin after the shift register is fully loaded will
transfer the divide values into the counters. The HIGH to LOW
Figure 5. MPC92439 Cycle-to-cycle Jitter
MPC92439 REVISION 5 FEBRUARY 6, 2013
8
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
transition on the S_LOAD input will latch the new divide values into
the counters. Figure 7 illustrates the timing diagram for both a
parallel and a serial load of the MPC92439 synthesizer.
M[6:0] and N[1:0] are normally specified once at power-up
through the parallel interface, and then possibly again through the
serial interface. This approach allows the application to come up at
one frequency and then change or fine-tune the clock as the ability
to control the serial interface becomes available.
the user more control on the test clocks sent through the clocktree
shows the functional setup of the PLL bypass mode. Because the
S_CLOCK is a CMOS level the input frequency is limited to 200
MHz. This means the fastest the FOUT pin can be toggled via the
S_CLOCK is 100 MHz as the divide ratio of the Post-PLL divider is
2 (if N = 1). Note that the M counter output on the TEST output will
not be a 50% duty cycle.
Table 10. Test and Debug Configuration for TEST
Using the Test and Diagnosis Output TEST
The TEST output provides visibility for one of the several internal
nodes as determined by the T[2:0] bits in the serial configuration
stream. It is not configurable through the parallel interface. Although
it is possible to select the node that represents FOUT, the LVCMOS
output is not able to toggle fast enough for higher output frequencies
and should only be used for test and diagnosis.
The T2, T1 and T0 control bits are preset to ‘000' when P_LOAD
is LOW so that the PECL FOUT outputs are as jitter-free as possible.
Any active signal on the TEST output pin will have detrimental
affects on the jitter of the PECL output pair. In normal operations,
jitter specifications are only guaranteed if the TEST output is static.
The serial configuration port can be used to select one of the
alternate functions for this pin.
Most of the signals available on the TEST output pin are useful
only for performance verification of the MPC92439 itself. However,
the PLL bypass mode may be of interest at the board level for
functional debug. When T[2:0] is set to 110 the MPC92439 is placed
in PLL bypass mode. In this mode the S_CLOCK input is fed directly
into the M and N dividers. The N divider drives the FOUT differential
pair and the M counter drives the TEST output pin. In this mode the
S_CLOCK input could be used for low speed board level functional
test or debug. Bypassing the PLL and driving FOUT directly gives
T[2:0]
TEST Output
T2
T1
T0
0
0
0
12-bit shift register out(1)
0
0
1
Logic 1
0
1
0
fXTAL 2
0
1
1
M-Counter out
1
0
0
FOUT
1
0
1
Logic 0
1
1
0
M-Counter out in PLL-bypass mode
1
1
1
FOUT 4
1. Clocked out at the rate of S_CLOCK\
Table 11. Debug Configuration for PLL Bypass(1)
Output
Configuration
FOUT
S_CLOCK N
TEST
M-Counter out(2)
1. T[2:0] = 110. AC specifications do not apply in PLL bypass
mode
2. Clocked out at the rate of S_CLOCK (2N)
S_CLOCK
S_DATA
T2
S_LOAD
First
Bit
M[6:0]
N[1:0]
T1
T0
N1
N0
M6
M5
M4
M3
M2
M1
M0
Last
Bit
M, N
P_LOAD
Figure 7. Serial Interface Timing Diagram
isolation is sufficient. However, in a digital system environment
where it is more difficult to minimize noise on the power supplies a
second level of isolation may be required. The simplest form of
isolation is a power supply filter on the VCC_PLL pin for the
MPC92439. Figure 8 illustrates a typical power supply filter scheme.
The MPC92439 is most susceptible to noise with spectral content in
the 1 kHz to 1 MHz range. Therefore, the filter should be designed
to target this range. The key parameter that needs to be met in the
final filter design is the DC voltage drop that will be seen between
Power Supply Filtering
The MPC92439 is a mixed analog/digital product. Its analog
circuitry is naturally susceptible to random noise, especially if this
noise is seen on the power supply pins. Random noise on the
VCC_PLL pin impacts the device characteristics. The MPC92439
provides separate power supplies for the digital circuitry (VCC) and
the internal PLL (VCC_PLL) of the device. The purpose of this design
technique is to try and isolate the high switching noise digital outputs
from the relatively sensitive internal analog phase-locked loop. In a
controlled environment such as an evaluation board, this level of
MPC92439 REVISION 5 FEBRUARY 6, 2013
9
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
degraded due to system power supply noise. The power supply filter
and bypass schemes discussed in this section should be adequate
to eliminate power supply noise related problems in most designs.
the VCC supply and the MPC92439 pin of the MPC92439. From the
data sheet, the VCC_PLL current (the current sourced through the
VCC_PLL pin) is maximum 20 mA, assuming that a minimum of
2.835 V must be maintained on the VCC_PLL pin. The resistor shown
in Figure 8 must have a resistance of 10–15 to meet the voltage
drop criteria. The RC filter pictured will provide a broadband filter with
approximately 100:1 attenuation for noise whose spectral content is
above 20 kHz. As the noise frequency crosses the series resonant
point of an individual capacitor its overall impedance begins to look
inductive and thus increases with increasing frequency. The parallel
capacitor combination shown ensures that a low impedance path to
ground exists for frequencies well above the bandwidth of the PLL.
Generally, the resistor/capacitor filter will be cheaper, easier to
implement and provide an adequate level of supply filtering. A higher
level of attenuation can be achieved by replacing the resistor with an
appropriate valued inductor. A 1000 H choke will show a significant
impedance at 10 kHz frequencies and above. Because of the current
draw and the voltage that must be maintained on the VCC_PLL pin, a
low DC resistance inductor is required (less than 15 ).
VCC
RF = 10-15
CF = 22 F
C1
C1
1
CF
C2
XTAL
= VCC
= GND
VCC_PLL
C2
= Via
MPC92439
Figure 9. PCB Board Layout Recommendation
for the PLCC28 Package
VCC
C1, C2 = 0.01...0.1 F
C1
The On-Chip Crystal Oscillator
The MPC92439 features an integrated on-chip crystal oscillator to
minimize system implementation cost. The integrated oscillator is a
Pierce-type that uses the crystal in its parallel resonance mode. It is
recommended to use a 10 to 20 MHz crystal with a load specification
of CL = 10 pF. Crystals with a load specification of CL = 20 pF may be
used at the expense of an slightly higher frequency than specified for
the crystal. Externally connected capacitors on both the XTAL_IN
and XTAL_OUT pins are not required but can be used to fine-tune the
crystal frequency as desired.
The crystal, the trace and optional capacitors should be placed on
the board as close as possible to the MPC92439 XTAL_IN and
XTAL_OUT pins to reduce crosstalk of active signals into the
oscillator. Short and wide traces further reduce parasitic inductance
and resistance. It is further recommended to guard the crystal circuit
by placing a ground ring around the traces and oscillator
components. See Table 12 for recommended crystal specifications.
Figure 8. VCC_PLL Power Supply Filter
Layout Recommendations
The MPC92439 provides sub-nanosecond output edge rates and
thus a good power supply bypassing scheme is a must. Figure 9
shows a representative board layout for the MPC92439. There exists
many different potential board layouts and the one pictured is but
one. The important aspect of the layout in Figure 9 is the low
impedance connections between VCC and GND for the bypass
capacitors. Combining good quality general purpose chip capacitors
with good PCB layout techniques will produce effective capacitor
resonances at frequencies adequate to supply the instantaneous
switching current for the MPC92439 outputs. It is imperative that low
inductance chip capacitors are used; it is equally important that the
board layout does not introduce back all of the inductance saved by
using the leadless capacitors. Thin interconnect traces between the
capacitor and the power plane should be avoided and multiple large
vias should be used to tie the capacitors to the buried power planes.
Fat interconnect and large vias will help to minimize layout induced
inductance and thus maximize the series resonant point of the
bypass capacitors. Note the dotted lines circling the crystal oscillator
connection to the device. The oscillator is a series resonant circuit
and the voltage amplitude across the crystal is relatively small. It is
imperative that no actively switching signals cross under the crystal
as crosstalk energy coupled to these lines could significantly impact
the jitter of the device. Special attention should be paid to the layout
of the crystal to ensure a stable, jitter free interface between the
crystal and the on-board oscillator. Although the MPC92439 has
several design features to minimize the susceptibility to power supply
noise (isolated power and grounds and fully differential PLL), there
still may be applications in which overall performance is being
MPC92439 REVISION 5 FEBRUARY 6, 2013
Table 12. Recommended Crystal Specifications
Parameter
10
Value
Crystal Cut
Fundamental AT Cut
Resonance Mode
Parallel
Crystal Frequency
10 - 20 MHz
Shunt Capacitance C0
5 - 7 pF
Load Capacitance CL
10 pF
Equivalent Series Resistance ESR
20–60
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
As an alternative to parallel resonance mode crystals, the
oscillator also works with crystals specified in the series resonance
mode. With series resonance crystals, the oscillator frequency and
the synthesized output frequency of the MPC92439 will be a
approximately 350-400 ppm higher than using crystals specified for
parallel frequency mode. This is applicable to applications using the
MPC92439 in sockets designed for the pin and function compatible
MC12439 synthesizer, which has an oscillator using the crystal in its
series resonance mode.Table 13 shows the recommended
specifications for series resonance mode crystals
MPC92439 REVISION 5 FEBRUARY 6, 2013
Table 13. Alternative Crystal Specifications
Parameter
11
Value
Crystal Cut
Fundamental AT Cut
Resonance Mode
Series
Crystal Frequency
10 - 20 MHz
Shunt Capacitance C0
5 - 7 pF
Equivalent Series Resistance ESR
50–80
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
Package Outline and Package Dimensions
PACKAGE DIMENSIONS
CASE 776-02
ISSUE D
PLCC PLASTIC PACKAGE
MPC92439 REVISION 5 FEBRUARY 6, 2013
12
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
PACKAGE DIMENSIONS
4X
0.20 H
6
A-B D
D1
PIN 1 INDEX
3
e/2
D1/2
32
A, B, D
25
1
E1/2 A
F
B
6 E1
E
4
F
DETAIL G
8
17
9
7
NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER
ASME Y14.5M, 1994.
3. DATUMS A, B, AND D TO BE DETERMINED AT
DATUM PLANE H.
4. DIMENSIONS D AND E TO BE DETERMINED AT
SEATING PLANE C.
5. DIMENSION b DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED
THE MAXIMUM b DIMENSION BY MORE THAN
0.08-mm. DAMBAR CANNOT BE LOCATED ON THE
LOWER RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSION AND ADJACENT LEAD OR
PROTRUSION: 0.07-mm.
6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD
PROTRUSION. ALLOWABLE PROTRUSION IS
0.25-mm PER SIDE. D1 AND E1 ARE MAXIMUM
PLASTIC BODY SIZE DIMENSIONS INCLUDING
MOLD MISMATCH.
7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
8. THESE DIMENSIONS APPLY TO THE FLAT
SECTION OF THE LEAD BETWEEN 0.1-mm AND
0.25-mm FROM THE LEAD TIP.
4
D
4X
A-B D
H
SEATING
PLANE
DETAIL G
D
D/2
0.20 C
E/2
28X
e
32X
C
0.1 C
DETAIL AD
PLATING
BASE
METAL
b1
c
c1
b
8X
(θ1˚)
0.20
R R2
A2
C A-B D
SECTION F-F
R R1
A
M
5
0.25
GAUGE PLANE
A1
(S)
L
(L1)
θ˚
DETAIL AD
8
DIM
A
A1
A2
b
b1
c
c1
D
D1
e
E
E1
L
L1
q
q1
R1
R2
S
MILLIMETERS
MIN
MAX
1.40
1.60
0.05
0.15
1.35
1.45
0.30
0.45
0.30
0.40
0.09
0.20
0.09
0.16
9.00 BSC
7.00 BSC
0.80 BSC
9.00 BSC
7.00 BSC
0.50
0.70
1.00 REF
0˚
7˚
12 REF
0.08
0.20
0.08
--0.20 REF
CASE 873A-03
ISSUE B
LQFP PLASTIC PACKAGE
MPC92439 REVISION 5 FEBRUARY 6, 2013
13
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
Package Outline - K Suffix for 32 Lead VFQFN
(Ref.)
S eating Plan e
N &N
Even
(N -1)x e
(R ef.)
A1
L
A3
N
Anvil
Anvil
Singulation
Singula tion
or
OR
Sawn
Singulation
e (Ty p.)
2 If N & N
1
are Even
2
E2
(N -1)x e
(Re f.)
E2
D
To p View
N
2
E
Ind ex Area
N &N
Odd
C
D2
O
P
0. 08
Chamfer 4x
0.6 x 0.6 max
OPTIONAL
Th er mal
Ba se
D2
2
P
D
e
O
(Ref.)
R
A
S
b
C
Bottom View w/Type A ID
Bottom View w/Type C ID
2
1
2
1
CHAMFER
RADIUS
N N-1
4
4
N N-1
D
There are 2 methods of indicating pin 1 corner at the back of the VFQFN package:
1. Type A: Chamfer on the paddle (near pin 1)
2. Type C: Mouse bite on the paddle (near pin 1)
NOTE: The following package mechanical drawing is a generic
drawing that applies to any pin count VFQFN package. This drawing
is not intended to convey the actual pin count or pin layout of this
device. The pin count and pinout are shown on the front page. The
package dimensions are in Table 14.
E
Table 14. Package Dimensions
P
R
O
P
O
S
JEDEC Variation: VHHD-2/-4
All Dimensions in Millimeters
Symbol
Minimum
Nominal
Maximum
N
32
A
0.80
1.00
A1
0
0.05
A3
0.25 Ref.
b
0.18
0.25
0.30
ND & NE
8
D&E
5.00 Basic
D2 & E2
3.0
3.3
e
0.50 Basic
L
0.30
0.40
0.50
Reference Document: JEDEC Publication 95, MO-220
MPC92439 REVISION 5 FEBRUARY 6, 2013
14
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
Revision History Sheet
Rev
Table
Page
5
6
6
Per PCN N0611-01, changed Minimum VOH = VCC - 1.02V to VCC - 1.11V.
1
Product Discontinuance Notice – Last Time Buy Expires on (12/7/2013)
5
Description of Change
MPC92439 REVISION 5 FEBRUARY 6, 2013
Date
15
10/19/2012
2/6/2013
©2013 Integrated Device Technology, Inc.
MPC92439 Data Sheet
900MHZ, LOW VOLTAGE, LVPECL CLOCK SYNTHESIZER
We’ve Got Your Timing Solution
6024 Silver Creek Valley Road
San Jose, California 95138
Sales
800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
www.IDT.com/go/contactIDT
Technical Support
netcom@idt.com
+480-763-2056
DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT’s sole discretion. All information in this document,
including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not
guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the
suitability of IDT’s products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any
license under intellectual property rights of IDT or any third parties.
IDT’s products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third
party owners.
Copyright 2013. All rights reserved.
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)
Corporate Headquarters
Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com
For further information on a product, technology, the most
up-to-date version of a document, or your nearest sales
office, please visit:
www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
© 2020 Renesas Electronics Corporation. All rights reserved.
工商网监
湘ICP备2023018690号
