M368L1624DTL

M368L1624DTL 184pin Unbuffered DDR SDRAM MODULE 128MB DDR SDRAM MODULE (16Mx64 based on 16Mx16 DDR SDRAM) Unbuffered 184pin DIMM 64-bit Non-ECC/Parity Revision 0.1 May. 2002 Rev. 0.1 May. 2002 M368L1624DTL Revision History Revision 0 (Jan. 2002) 1. First release for internal usage 184pin Unbuffered DDR SDRAM MODULE Revision 0.1 (May. 2002) 1.Change pin location of A13 from pin 103 to pin 167 Rev. 0.1 May. 2002 M368L1624DTL 184pin Unbuffered DDR SDRAM MODULE M368L1624DTL DDR SDRAM 184pin DIMM 16Mx64 DDR SDRAM 184pin DIMM based on 16Mx16 GENERAL DESCRIPTION T he Samsung M368L1624DTL is 16M bit x 64 Double Data Rate SDRAM high density memory modules. The Samsung M368L1624DTL consists of four CMOS 16M x 16 bit with 4banks Double Data Rate SDRAMs in 66pin TSOPII(400mil) packages mounted on a 184pin glass-epoxy substrate. Four 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each DDR SDRAM. The M368L1624DTL is Dual In-line Memory Modules and intended for mounting into 184pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications. FEATURE • Performance range P art No. Max Freq. Interface SSTL_2 M368L1624DTL-C(L)B3 166MHz(6ns@CL=2.5) M368L1624DTL-C(L)A2 133MHz(7.5ns@CL=2) M368L1624DTL-C(L)B0 133MHz(7.5ns@CL=2.5) • Power supply : Vdd: 2.5V ± 0 .2V, Vddq: 2.5V ± 0 .2V • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Differential clock inputs(CK and CK ) • DLL aligns DQ and DQS transition with CK transition • Programmable Read latency 2, 2.5 (clock) • Programmable Burst length (2, 4, 8) • Programmable Burst type (sequential & interleave) • Edge aligned data output, center aligned data input • Auto & Self refresh, 7.8us refresh interval(8K/64ms refresh) • Serial presence detect with EEPROM • PCB :H eight 1250 mil , double sided component PIN CONFIGURATIONS (Front side/back side) Pin Front 1 VREF 2 DQ0 3 VSS 4 DQ1 5 DQS0 6 DQ2 7 VDD 8 DQ3 9 NC 10 NC 11 VSS 12 DQ8 13 DQ9 14 DQS1 15 VDDQ 16 CK1 17 /CK1 18 VSS 19 DQ10 20 DQ11 21 CKE0 22 VDDQ 23 DQ16 24 DQ17 25 DQS2 26 VSS 27 A9 28 DQ18 29 A7 30 VDDQ 31 DQ19 Pin Front Pin Front VDDQ /WE DQ41 /CAS VSS DQS5 DQ42 DQ43 VDD */CS2 DQ48 DQ49 VSS /CK2 CK2 VDDQ DQS6 DQ50 DQ51 VSS VDDID DQ56 DQ57 VDD DQS7 DQ58 DQ59 VSS NC SDA SCL Pin 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 Back VSS DQ4 DQ5 VDDQ DM0 DQ6 DQ7 VSS NC NC NC VDDQ DQ12 DQ13 DM1 VDD DQ14 DQ15 CKE1 VDDQ *BA2 DQ20 A12 VSS DQ21 A11 DM2 VDD DQ22 A8 DQ23 Pin 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 Back VSS A6 DQ28 DQ29 VDDQ DM3 A3 DQ30 VSS DQ31 *CB4 *CB5 VDDQ *CK0 */CK0 VSS *DM8 A10 *CB6 VDDQ *CB7 K EY VSS DQ36 DQ37 VDD DM4 DQ38 DQ39 VSS DQ44 Pin Back 32 A5 62 33 DQ24 6 3 34 VSS 6 4 35 DQ25 6 5 36 DQS3 6 6 37 A4 67 38 VDD 6 8 39 DQ26 6 9 40 DQ27 7 0 41 A2 71 42 VSS 7 2 43 A1 73 44 *CB0 7 4 45 *CB1 7 5 46 VDD 7 6 47 *DQS8 7 7 48 A0 78 49 *CB2 7 9 50 VSS 8 0 51 *CB3 8 1 52 BA1 8 2 KEY 83 53 DQ32 8 4 54 VDDQ 8 5 55 DQ33 8 6 56 DQS4 8 7 57 DQ34 8 8 58 VSS 8 9 59 BA0 9 0 60 DQ35 9 1 61 DQ40 9 2 154 /RAS 155 DQ45 156 VDDQ 157 /CS0 158 */CS1 159 DM5 160 VSS 161 DQ46 162 DQ47 163 */CS3 164 VDDQ 165 DQ52 166 DQ53 167 *A13 168 VDD 169 DM6 170 DQ54 171 DQ55 172 VDDQ 173 NC 174 DQ60 175 DQ61 176 VSS 177 DM7 178 DQ62 179 DQ63 180 VDDQ 181 SA0 182 SA1 183 SA2 184 VDDSPD PIN DESCRIPTION Pin Name A0 ~ A12 BA0 ~ BA1 DQ0 ~ DQ63 DQS0 ~ DQS7 CK1 ,CK1, CK2, CK2 CKE0 CS0 RAS CAS WE DM0 ~ DM7 VDD VDDQ VSS VREF VDDSPD SDA SCL SA0 ~ 2 VDDID NC * Function Address input (Multiplexed) Bank Select Address Data input/output Data Strobe input/output Clock input Clock enable input Chip select input Row address strobe Column address strobe Write enable Data - in mask Power supply (2.5V) Power Supply for DQS(2.5V) Ground Power supply for reference Serial EEPROM Power Supply ( 2.3V to 3.6V) Serial data I/O Serial clock Address in EEPROM VDD identification flag No connection These pins are not used in this module. SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice. Rev. 0.1 May. 2002 M368L1624DTL FUNCTIONAL BLOCK DIAGRAM 184pin Unbuffered DDR SDRAM MODULE CS0 DQS1 DM1 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 LDQS LDM I/O 6 I/O 4 I/O 1 I/O 3 I/O 2 I/O 0 I/O 5 I/O 7 UDQS UDM I/O 8 I/O 10 I/O 15 I/O 13 I/O 12 I/O 14 I/O 11 I/O 9 CS DQS5 DM5 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 LDQS LDM I/O 6 I/O 4 I/O 1 I/O 3 I/O 2 I/O 0 I/O 5 I/O 7 UDQS UDM I/O 8 I/O 10 I/O 15 I/O 13 I/O 12 I/O 14 I/O 11 I/O 9 CS D0 D2 DQS0 DM0 DQ15 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQS4 DM4 DQS3 DM3 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQS2 DM2 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 LDQS LDM I/O 6 I/O 4 I/O 1 I/O 3 I/O 2 I/O 0 I/O 5 I/O 7 UDQS UDM I/O 8 I/O 10 I/O 15 I/O 13 I/O 12 I/O 14 I/O 11 I/O 9 CS DQS7 DM7 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 D1 DQS6 DM6 LDQS LDM I/O 6 I/O 4 I/O 1 I/O 3 I/O 2 I/O 0 I/O 5 I/O 7 UDQS UDM I/O 8 I/O 10 I/O 15 I/O 13 I/O 12 I/O 14 I/O 11 I/O 9 CS D3 *Clock Net Wiring BA0 - BA1 A0 - A13 RAS CAS CKE0 WE BA0-BA1: DDR SDRAMs D0 - D3 A0-A13: DDR SDRAMs D0 - D3 RAS : SDRAMs D0 - D3 CAS : SDRAMs D0 - D3 CKE: SDRAMs D0 - D3 WE : SDRAMs D0 - D3 Clock Wiring Clock SDRAMs Input CK0/CK0 CK1/CK1 CK2/C K2 NC 2 SDRAMs 2 SDRAMs Cap R=120Ω Card Edge Cap Dram1 Cap Dram5 V DDSPD VD D /V DDQ Cap SPD D0 - D3 D0 - D3 Serial PD SCL WP A0 SA0 A1 SA1 A2 SA2 SDA *If two DRAMs are loaded, Cap will replace DRAM3 VREF V SS D0 - D3 D0 - D3 Notes: 1. DQ-to-I/O wiring is shown as recommended but may be changed. 2. DQ/DQS/DM/CKE/CS relationships must be maintained as shown. 3. DQ, DQS, DM/DQS resistors: 22 Ohms. Rev. 0.1 May. 2002 M368L1624DTL Absolute Maximum Rate Parameter Voltage on any pin relative to V SS Voltage on V D D & V DDQ s upply relative to V SS Storage temperature Power dissipation Short circuit current 184pin Unbuffered DDR SDRAM MODULE Symbol V I N, VOUT V DD , VDDQ TSTG PD IOS Value -0.5 ~ 3.6 -1.0 ~ 3.6 -55 ~ +150 6 50 Unit V V °C W mA Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability. POWER & DC OPERATING CONDITIONS (SSTL_2 In/Out) Recommended operating conditions(Voltage referenced to V SS =0V, T A=0 to 70 °C) P arameter Supply voltage(for device with a nominal V DD o f 2.5V) I/O Supply voltage I/O Reference voltage I/O Termination voltage(system) Input logic high voltage Input logic low voltage Input Voltage Level, CK and CK inputs Input Differential Voltage, CK and CK i nputs Input crossing point voltage, CK and CK inputs Input leakage current Output leakage current Output High Current(Normal strengh driver) ;V OUT = VT T + 0 .84V Output High Current(Normal strengh driver) ;V OUT = VT T - 0.84V Output High Current(Half strengh driver) ;V OUT = V T T + 0 .45V Output High Current(Half strengh driver) ;V OUT = VT T - 0.45V Symbol V DD V DDQ V REF V TT V I H(DC) V IL (DC) V I N(DC) V I D(DC) V IX (DC) II IO Z IOH IOL IOH Min 2.3 2.3 VDDQ/2-50mV V REF-0.04 V REF+0.15 -0.3 -0.3 0.3 1.15 -2 -5 -16.8 16.8 -9 Max 2.7 2.7 VDDQ/2+50mV V REF+0.04 V DDQ +0.3 V REF-0.15 V DDQ +0.3 V DDQ +0.6 1.35 2 5 Unit Note V V V V V V V V uA uA mA mA mA 3 5 1 2 4 4 IOL 9 mA Notes 1 . Includes ± 2 5mV margin for DC offset on V REF, and a combined total of ± 5 0mV margin for all AC noise and DC offset on V REF, bandwidth limited to 20MHz. The DRAM must accommodate DRAM current spikes on V REF a nd internal DRAM noise coupled TO V REF, both of which may result in V REF n oise. V REF s hould be de-coupled with an inductance of ≤ 3 nH. 2.V TT i s not applied directly to the device. V T T i s a system supply for signal termination resistors, is expected to be set equal to V REF, and must track variations in the DC level of V REF 3 . V I D i s the magnitude of the difference between the input level on CK and the input level on CK . 4. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. The AC and DC input specifications are relative to a VREF envelop that has been bandwidth limited to 200MHZ. 5. The value of VIX i s expected to equal 0.5*V DDQ o f the transmitting device and must track variations in the dc level of the same. 6. These charactericteristics obey the SSTL-2 class II standards. Rev. 0.1 May. 2002 M368L1624DTL DDR SDRAM module IDD spec table Symbol IDD0 IDD1 IDD2P IDD2F IDD2Q IDD3P IDD3N IDD4R IDD4W IDD5 IDD6 Normal Low power IDD7A B 3(DDR333@CL=2.5) 360 500 12 100 80 140 220 800 760 720 12 6 1400 184pin Unbuffered DDR SDRAM MODULE A2(DDR266@CL=2) 320 460 12 80 72 120 180 680 620 660 12 6 1200 B0(DDR266@CL=2.5) 320 460 12 80 72 120 180 680 620 660 12 6 1200 Unit mA mA mA mA mA mA mA mA mA mA mA mA mA Optional Notes * Module IDD was calculated on the basis of component IDD a nd can be differently measured according to DQ loading cap. AC Operating Conditions Parameter/Condition Input High (Logic 1) Voltage, DQ, DQS and DM signals Input Low (Logic 0) Voltage, DQ, DQS and DM signals. Input Differential Voltage, CK and CK inputs Input Crossing Point Voltage, CK and CK inputs Symbol VIH(AC) VIL(AC) VID(AC) VIX(AC) 0.7 0.5*VDDQ-0.2 Min VREF + 0.31 VREF - 0.31 VDDQ+0.6 0.5*VDDQ+0.2 Max Unit V V V V Note 3 3 1 2 Note 1. VID is the magnitude of the difference between the input level on CK and the input on CK . 2. The value of V IX i s expected to equal 0.5*V DDQ o f the transmitting device and must track variations in the DC level of the same. 3. These parameters should be tested at the pim on actual components and may be checked at either the pin or the pad in simulation. the AC and DC input specificatims are refation to a Vref envelope that has been bandwidth limited 20MHz. AC OPERATING TEST CONDITIONS Parameter Input reference voltage for Clock Input signal maximum peak swing Input Levels(V IH /V IL) Input timing measurement reference level Output timing measurement reference level Output load condition ( V DD =2.5V, V DDQ=2.5V, T A= 0 to 70 °C ) Value 0.5 * V DDQ 1.5 V REF+0.3 1/V REF -0.3 1 V REF V tt See Load Circuit Unit V V V V V Note Rev. 0.1 May. 2002 M368L1624DTL 184pin Unbuffered DDR SDRAM MODULE V tt =0.5*V DDQ RT =50 Ω O utput Z0=50 Ω CLOAD =30pF V REF =0.5*V DDQ Output Load Circuit (SSTL_2) Input/Output CAPACITANCE Parameter ( V DD =2.5V, V DDQ =2.5V, TA = 25° C, f =1MHz) Symbol C IN1 C IN2 C IN3 C IN4 COUT C IN5 Min 29 29 26 30 8 8 Max 34 34 30 32 9 9 Unit pF pF pF pF pF pF Input capacitance(A 0 ~ A 1 2, BA 0 ~ B A 1,RAS ,CAS, WE ) Input capacitance(CKE 0) Input capacitance( CS 0 ) Input capacitance( C LK 1, CLK 2 ) Data & DQS input/output capacitance(DQ0 ~DQ 63) Input capacitance(DM 0~DM 8) Rev. 0.1 May. 2002 M368L1624DTL 184pin Unbuffered DDR SDRAM MODULE ( These AC charicteristics were tested on the Component) -TCB3 (DDR333) Min Max -TCA2 (DDR266A) Min 65 75 70K 45 20 20 15 15 1 1 12 12 0.55 0.55 +0.6 +0.7 0.45 1.1 0.6 1.25 7.5 7.5 0.45 0.45 -0.75 -0.75 0.9 0.4 0.75 0 0.25 0.2 0.2 0.35 0.35 1.1 0.9 0.9 0.9 1.0 1.0 +0.7 +0.7 -0.75 -0.75 0.5 0.5 4.5 1.5 1.0 0.67 4.5 1.5 +0.75 +0.75 1.1 12 12 0.55 0.55 +0.75 +0.75 0.5 1.1 0.6 1.25 120K AC Timming Parameters & Specifications P arameter Row cycle time Refresh row cycle time Row active time RAS to CAS d elay Row precharge time Row active to Row active delay Write recovery time Last data in to Read command Col. address to Col. address delay CL=2.0 Clock cycle time Clock high level width Clock low level width DQS-out access time from CK/CK Output data access time from CK/ CK Data strobe edge to ouput data edge Read Preamble Read Postamble CK to valid DQS-in DQS-in setup time DQS-in hold time DQS falling edge to CK rising-setup time DQS falling edge from CK rising-hold time DQS-in high level width DQS-in low level width DQS-in cycle time Address and Control Input setup time(fast) Address and Control Input hold time(fast) Address and Control Input setup time(slow) Address and Control Input hold time(slow) Data-out high impedence time from CK/ CK Data-out low impedence time from CK/ CK Input Slew Rate(for input only pins) Input Slew Rate(for I/O pins) Output Slew Rate(x4,x8) Output Slew Rate Matching Ratio(rise to fall) CL=2.5 tCK tCH tCL tDQSCK tAC tDQSQ tRPRE tRPST tDQSS tWPRES tWPRE tDSS tDSH tDQSH tDQSL tDSC tIS tIH tIS tIH tHZ tLZ tSL(I) tSL(IO) tSL(O) tSLMR Symbol tRC tRFC tRAS tRCD tRP tRRD tWR tWTR tCCD -TCB0 (DDR266B) Min 65 75 45 20 20 15 15 1 1 10 7.5 0.45 0.45 -0.75 -0.75 0.9 0.4 0.75 0 0.25 0.2 0.2 0.35 0.35 0.9 0.9 0.9 1.0 1.0 -0.75 -0.75 0.5 0.5 1.0 0.67 4.5 1.5 +0.75 +0.75 1.1 12 12 0.55 0.55 +0.75 +0.75 0.5 1.1 0.6 1.25 120K Unit ns ns ns ns ns ns ns tCK tCK ns ns tCK tCK ns ns ns tCK tCK tCK ns tCK tCK tCK tCK tCK tCK ns ns ns ns ns ns V/ns V/ns V/ns Note Max Max 60 72 42 18 18 12 15 1 1 7.5 6 0.45 0.45 -0.6 -0.7 0.9 0.4 0.75 0 0.25 0.2 0.2 0.35 0.35 0.9 0.75 0.75 0.8 0.8 -0.7 -0.7 0.5 0.5 1.0 0.67 5 5 5 2 6 6 6 6 6 7 10 Rev. 0.1 May. 2002 M368L1624DTL Parameter Mode register set cycle time DQ & DM setup time to DQS DQ & DM hold time to DQS Control & Address input pulse width DQ & DM input pulse width Power down exit time Exit self refresh to non-Read command Exit self refresh to read command Refresh interval time Output DQS valid window Clock half period Data hold skew factor DQS write postamble time Active to Read with Auto precharge command Autoprecharge write recovery + Precharge time 184pin Unbuffered DDR SDRAM MODULE Symbol tMRD tDS tDH tIPW tDIPW tPDEX tXSNR tXSRD tREFI tQH tHP tQHS tWPST tRAP 0.4 20 (tWR/tCK) + (tRP/tCK) -TCB3 (DDR333) Min 12 0.45 0.45 2.2 1.75 6 75 200 7.8 tHP -tQHS tCLmin or tCHmin 0.55 0.6 -TCA2 (DDR266A) Min 15 0.5 0.5 2.2 1.75 7.5 75 200 7.8 tHP -tQHS tCLmin or tCHmin 0.75 0.4 20 (tWR/tCK) + (tRP/tCK) 0.6 -TCB0 (DDR266B) Min 15 0.5 0.5 2.2 1.75 7.5 75 200 7.8 tHP -tQHS tCLmin or tCHmin 0.75 0.4 20 (tWR/tCK) + (tRP/tCK) 0.6 Unit ns ns ns ns ns ns ns tCK us ns ns ns tCK Note Max Max Max 7,8,9 7,8,9 4 1 5 3 tDAL tCK 11 1 . Maximum burst refresh cycle : 8 2. The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS could be High at this time, depending on tDQSS. 3. The maximum limit for this parameter is not a device limit. The device will operate with a great value for this parameter, but system performance (bus turnaround) will degrade accordingly. 4. A write command can be applied with t RCD s atisfied after this command. 5. For registered DIMMs, t CL a nd t CH a re ≥ 4 5% of the period including both the half period jitter (t JIT(HP) ) of the PLL and the half period jitter due to crosstalk (t JIT(crosstalk) ) on the DIMM. 6. Input Setup/Hold Slew Rate Derating Input Setup/Hold Slew Rate (V/ns) 0.5 0.4 0.3 ∆tIS (ps) 0 +50 +100 ∆ tIH (ps) 0 +50 +100 This derating table is used to increase t IS /tIH i n the case where the input slew rate is below 0.5V/ns. Input setup/hold slew rate based on the lesser of AC-AC slew rate and DC-DC slew rate. 7. I/O Setup/Hold Slew Rate Derating I/O Setup/Hold Slew Rate (V/ns) 0.5 0.4 0.3 ∆ tDS (ps) 0 +75 +150 ∆tDH (ps) 0 +75 +150 This derating table is used to increase t DS /tDH i n the case where the I/O slew rate is below 0.5V/ns. I/O setup/hold slew rate based on the lesser of AC-AC slew rate and DC-DC slew rate. Rev. 0.1 May. 2002 M368L1624DTL 8. I/O Setup/Hold Plateau Derating I/O Input Level (mV) ± 2 80 ∆tDS (ps) +50 184pin Unbuffered DDR SDRAM MODULE ∆ tDH (ps) +50 This derating table is used to increase tDS/tDH in the case where the input level is flat below VREF ± 3 10mV for a duration of up to 2ns. 9. I/O Delta Rise/Fall Rate(1/slew-rate) Derating Delta Rise/Fall Rate (ns/V) 0 ± 0.25 ± 0.5 ∆tDS (ps) 0 +50 +100 ∆ tDH (ps) 0 +50 +100 This derating table is used to increase t DS /tDH i n the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate is calated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 5V/ns and slew rate 2 =.4V/ns then the Delta Rise/Fall Rate =-0/5ns/V. Input S/H slew rate based on larger of AC-AC delta rise/fall rate and DC-DC delta rise/fall rate. 10. This parameter is fir system simulation purpose. It is guranteed by design. 11. For each of the terms, if not already an integer, round to the next highest integer. tCK is actual to the system clock cyc le time. The following table specifies derating values for the specifications listed if the single-ended clock skew rate is less than 1.0V/ns. CK slew rate (Single ended) 1.0V/ns 0.75V/ns 0.5V/ns ∆tIH/tIS (ps) 0 +50 +100 ∆tDSS/tDSH (ps) 0 +50 +100 ∆ tAC/tDQSCK (ps) 0 +50 +100 ∆tLZ(min) (ps) 0 -50 -100 ∆ tHZ(max) (ps) 0 +50 +100 Rev. 0.1 May. 2002 M368L1624DTL Command Truth Table COMMAND Register Register Extended MRS Mode Register Set Auto Refresh Entry Refresh Self Refresh Exit L H H 184pin Unbuffered DDR SDRAM MODULE ( V=Valid, X=Don ′t Care, H=Logic High, L=Logic Low) CKEn-1 CKEn CS RAS CAS WE BA 0,1 A 10/AP A11 , A 12 A9 ~ A0 Note H H H X X H L L L L L L L L H X L H L L L H X H L L L H H X H H V V OP CODE OP CODE X 1, 2 1, 2 3 3 3 H X X H L L X Row Address L H L Column Address (A 0~A 8) Column Address (A 0~A 8) 3 Bank Active & Row Addr. Read & Column Address Write & Column Address Burst Stop Precharge Bank Selection All Banks Auto Precharge Disable Auto Precharge Enable Auto Precharge Disable Auto Precharge Enable 4 4 4 4, 6 7 H H H X X X L L L H H H L X V X X H X V X L H H X V X X H X V L L L X V X X H X V V H X V X L H X 5 Active Power Down Entry Exit Entry H L H L H L L X H L X Precharge Power Down Mode Exit DM No operation (NOP) : Not defined L H H X H H L X X X H X H X 8 9 9 H L X H Note : 1. OP Code : Operand Code. A 0 ~ A12 & B A 0 ~ BA 1 : P rogram keys. (@EMRS/MRS) 2. EMRS/ MRS can be issued only at all banks precharge state. A new command can be issued 2 clock cycles after EMRS or MRS. 3. Auto refresh functions are same as the CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state. 4. BA 0 ~ BA 1 : B ank select addresses. If both BA 0 a nd BA 1 a re "Low" at read, write, row active and precharge, bank A is selected. If BA0 i s "High" and BA1 i s "Low" at read, write, row active and precharge, bank B is selected. If BA0 i s "Low" and BA 1 i s "High" at read, write, row active and precharge, bank C is selected. If both BA 0 a nd BA 1 a re "High" at read, write, row active and precharge, bank D is selected. 5. If A10/AP is "High" at row precharge, BA 0 a nd BA 1 a re ignored and all banks are selected. 6. During burst write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at t RP a fter the end of burst. 7. Burst stop command is valid at every burst length. 8. DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0). 9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM. Rev. 0.1 May. 2002 M368L1624DTL PACKAGE DIMENSIONS 184pin Unbuffered DDR SDRAM MODULE Units : Inches (Millimeters) 5.25 ± 0 .005 (133.350 ± 0 .13 ) 5.077 ( 128.950) 1.25 ± 0.006 (31.75 ± 0.15) ( 2X) 0. 15 7 (4 .0 0) 0.118 (3.00) 0. 10 0 M in ( 2. 30 M in) A B 2.500 0.10 M C BA 2 .55 1.95 (10 .0 0) 0. 39 3 (64.77) (49.53) 0.050 ± 0.0039 (1.270 ± 0.10) (2. 50 ) 0.26 (6.62) 0 .1 00 0.250 (6.350) 0.157 (4.00) 0.039 ± 0 .002 (1.000 ± 0 .050) 0.0787 R (2.00) 0.0078 ± 0.006 (0.20 ± 0.15) 0.118 (3.00) 0.1496 (3.80) 2.175 0.071 ( 1.80 ) 0.050 (1.270) 0.1575 (4.00) 0.10 M C AM B Detail A Detail B Tolerances : ± 0 .005(.13) unless otherwise specified. The used device is 16Mx16 DDR SDRAM, TSOP. SDRAM Part NO : K4H561638D Rev. 0.1 May. 2002 (17. 80 ) 0.098 Max (2.47 Max) 0. 7