74LVX138MTR

74LVX138 LOW VOLTAGE CMOS 3 TO 8 LINE DECODER (INV.) WITH 5V TOLERANT INPUTS ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5ns (TYP.) at VCC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL: VIL=0.8V, VIH=2V at VCC=3V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C LOW NOISE: VOLP = 0.3V (TYP.) at VCC = 3.3V SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 3.6V (1.2V Data Retention) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 138 IMPROVED LATCH-UP IMMUNITY POWER DOWN PROTECTION ON INPUTS SOP Table 1: Order Codes t c u d o r P e t e l o s b O t e l o T&R 74LVX138MTR 74LVX138TTR s b O is held high, the decoding function is inhibited and all the 8 outputs go to high. Tree enable inputs are provided to ease cascade connection and application of address decoders for memory systems. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V system. It combines high speed performance with the true CMOS low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. ) (s DESCRIPTION The 74LVX138 is a low voltage CMOS 3 TO 8 LINE DECODER (INVERTING) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications. If the device is enabled, 3 binary select (A, B, and C) determine which one of the outputs will go low. If enable input G1 is held low or either G2A or G2B u d o r P e PACKAGE SOP TSSOP ) s ( ct TSSOP Figure 1: Pin Connection And IEC Logic Symbols August 2004 Rev. 3 1/12 74LVX138 Figure 2: Input Equivalent Circuit Table 2: Pin Description PIN N° SYMBOL 1, 2, 3 4, 5 6 15, 14, 13, 12, 11, 10, 9, 7 8 16 A, B, C G2A, G2B G1 Y0 to Y7 GND VCC NAME AND FUNCTION Address Inputs Enable Inputs Enable Input Outputs Ground (0V) Positive Supply Voltage ) s ( ct Table 3: Truth Table u d o INPUTS OUTPUTS ENABLE G2B G2A G1 C B A Y0 Y1 Y2 Y3 X X H L L L L L L L L X H X L L L L L L L L L X X H H H H H H H H X X X L L L L H H H H X X X L L H H L L H H X X X L H L H L H L H H H H L H H H H H H H H H H H L H H H H H H H H H H H L H H H H H H H H H H H L H H H H Figure 3: Logic Diagram t e l o s b O This logic diagram has not be used to estimate propagation delays Y4 let o s b O ) s ( t c u d o r P e X : Don’t Care 2/12 r P e SELECT H H H H H H H L H H H Y5 H H H H H H H H L H H Y6 Y7 H H H H H H H H H L H H H H H H H H H H H L 74LVX138 Table 4: Absolute Maximum Ratings Symbol Parameter VCC Supply Voltage VI DC Input Voltage VO DC Output Voltage IIK DC Input Diode Current IOK DC Output Diode Current IO DC Output Current Value Unit -0.5 to +7.0 V -0.5 to +7.0 V -0.5 to VCC + 0.5 - 20 V mA ± 20 mA ICC or IGND DC VCC or Ground Current Storage Temperature Tstg mA mA ) s ( ct -65 to +150 Lead Temperature (10 sec) TL ± 25 ± 50 °C 300 °C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. u d o Table 5: Recommended Operating Conditions Symbol VCC let Supply Voltage (note 1) VI Input Voltage VO Output Voltage Top Operating Temperature Input Rise and Fall Time (note 2) (VCC = 3.3V) dt/dv ) s ( ct 1) Truth Table guaranteed: 1.2V to 3.6V 2) VIN from 0.8V to 2.0V Symbol VOH VOL II ICC let High Level Input Voltage so b O VIL r P e Parameter Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current Quiescent Supply Current VCC (V) o s b -O u d o Table 6: DC Specifications VIH r P e Parameter Test Condition Unit 2 to 3.6 V 0 to 5.5 V 0 to VCC V -55 to 125 °C 0 to 100 ns/V Value TA = 25°C Min. 2.0 3.0 3.6 2.0 3.0 3.6 Value Typ. Max. 1.5 2.0 2.4 -40 to 85°C -55 to 125°C Min. Min. Max. 1.5 2.0 2.4 0.5 0.8 0.8 Max. 1.5 2.0 2.4 0.5 0.8 0.8 Unit V 0.5 0.8 0.8 V 2.0 IO=-50 µA 1.9 2.0 3.0 IO=-50 µA 2.9 3.0 3.0 IO=-4 mA 2.58 2.0 IO=50 µA 0.0 0.1 0.1 0.1 3.0 IO=50 µA 0.0 0.1 0.1 0.1 3.0 IO=4 mA 0.36 0.44 0.55 3.6 VI = 5V or GND ± 0.1 ±1 ±1 µA 3.6 VI = VCC or GND 4 40 40 µA 1.9 1.9 2.9 2.9 2.48 2.4 V V 3/12 74LVX138 Table 7: Dynamic Switching Characteristics Test Condition Symbol VOLP Parameter VOLV Dynamic Low Voltage Quiet Output (note 1, 2) Dynamic High Voltage Input (note 1, 3) Dynamic Low Voltage Input (note 1, 3) VIHD VILD Value TA = 25°C VCC (V) Min. 3.3 -0.5 3.3 Typ. Max. 0.3 0.5 -40 to 85°C -55 to 125°C Min. Min. Max. Unit Max. -0.3 2 CL = 50 pF V 3.3 ) s ( ct 0.8 u d o 1) Worst case package. 2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND. 3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (VILD), 0V to threshold (VIHD), f=1MHz. r P e Table 8: AC Electrical Characteristics (Input tr = tf = 3ns) t e l o Test Condition Symbol Parameter tPLH tPHL Propagation Delay Time A, B, C to Y tPLH tPHL Propagation Delay Time G1 to Y let O tOSLH tOSHL CL (pF) 2.7 2.7 15 50 3.3(*) 15 3.3(*) 2.7 2.7 50 3.3(*) Output To Output Skew Time (note1, 2) TA = 25°C Min. ct ) (s s b O -40 to 85°C -55 to 125°C Typ. Max. Min. Max. Min. Max. 7.1 9.6 13.8 17.3 1.0 1.0 16.5 20.0 1.0 1.0 18.5 22.0 5.5 8.8 1.0 10.5 1.0 11.5 8.0 12.3 1.0 14.0 1.0 15.0 8.7 11.2 16.3 19.8 1.0 1.0 19.5 23.0 1.0 1.0 205 25.0 15 6.8 10.6 1.0 12.5 1.0 13.5 3.3(*) 2.7 2.7 50 9.3 14.1 1.0 16.0 1.0 17.0 15 50 8.8 11.3 16.0 19.5 1.0 1.0 18.5 22.0 1.0 1.0 19.5 23.0 3.3(*) 15 6.9 10.4 1.0 11.5 1.0 13.5 3.3(*) 2.7 50 9.4 13.9 1.0 15.0 1.0 17.0 50 0.5 0.5 1.0 1.0 du 15 50 ro P e tPLH tPHL Propagation Delay Time G2A or G2B to Y o s b VCC (V) Value (*) 3.3 50 1.5 1.5 1.5 1.5 Unit ns ns ns ns 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW 2) Parameter guaranteed by design (*) Voltage range is 3.3V ± 0.3V 4/12 74LVX138 Table 9: Capacitive Characteristics Test Condition Symbol Parameter TA = 25°C VCC (V) CIN Input Capacitance 3.3 CPD Power Dissipation Capacitance (note 1) 3.3 Value Min. Typ. Max. -40 to 85°C -55 to 125°C Min. Min. 4 Max. fIN = 10MHz 10 Unit Max. 10 34 pF pF 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC ) s ( ct Figure 4: Test Circuit u d o r P e t e l o ) (s s b O t c u d o r CL =15/50pF or equivalent (includes jig and probe capacitance) RT = ZOUT of pulse generator (typically 50Ω) P e Figure 5: Waveform - Propagation Delays For Inverting Outputs (f=1MHz; 50% duty cycle) t e l o s b O 5/12 74LVX138 Figure 6: Waveform - Propagation Delays For Non-inverting Outputs (f=1MHz; 50% duty cycle) ) s ( ct u d o r P e t e l o ) (s t c u d o r P e t e l o s b O 6/12 s b O 74LVX138 SO-16 MECHANICAL DATA mm. DIM. MIN. inch TYP MAX. A MIN. TYP. a1 1.75 MAX. 0.1 0.068 0.25 a2 0.004 0.010 1.64 0.063 b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010 C 0.5 c1 45° (typ.) D 9.8 10 0.385 E 5.8 6.2 0.228 e u d o 0.393 1.27 e3 ) s ( ct 0.019 Pr 0.050 e t e l 8.89 0.244 0.350 F 3.8 4.0 0.149 G 4.6 5.3 0.181 L 0.5 1.27 M 0.62 so 0.019 ) (s S b O 0.157 0.208 0.050 0.024 8° (max.) t c u d o r P e t e l o s b O 0016020D 7/12 74LVX138 TSSOP16 MECHANICAL DATA mm. inch DIM. MIN. TYP A MAX. MIN. TYP. MAX. 1.2 A1 0.05 A2 0.8 b 0.047 0.15 0.002 0.004 0.006 1.05 0.031 0.039 0.041 0.19 0.30 0.007 c 0.09 0.20 0.004 D 4.9 5 5.1 0.193 E 6.2 6.4 6.6 0.244 E1 4.3 4.4 4.48 0.169 1 e K 0˚ L 0.45 A O ) 0.60 r P e 0.197 bs 8˚ 0.75 s ( t c u d o 0.0079 t e l o 0.65 BSC ) s ( ct 0.012 0.201 0.252 0.260 0.173 0.176 0.0256 BSC 0˚ 8˚ 0.018 0.024 0.030 u d o r P e A2 let A1 o s b b O e K c L E D E1 PIN 1 IDENTIFICATION 1 0080338D 8/12 74LVX138 Tape & Reel SO-16 MECHANICAL DATA mm. inch DIM. MIN. TYP MAX. A MIN. TYP. MAX. 330 13.2 12.992 C 12.8 D 20.2 0.795 N 60 2.362 T 0.504 0.519 ) s ( ct 22.4 0.882 Ao 6.45 6.65 0.254 Bo 10.3 10.5 0.406 Ko 2.1 2.3 0.082 Po 3.9 4.1 0.153 P 7.9 8.1 0.311 ) (s 0.262 ro P e let so b O du 0.414 0.090 0.161 0.319 t c u d o r P e t e l o s b O 9/12 74LVX138 Tape & Reel TSSOP16 MECHANICAL DATA mm. inch DIM. MIN. TYP MAX. A TYP. MAX. 330 13.2 12.992 C 12.8 D 20.2 0.795 N 60 2.362 T 0.504 0.519 ) s ( ct 22.4 0.882 Ao 6.7 6.9 0.264 Bo 5.3 5.5 0.209 Ko 1.6 1.8 0.063 Po 3.9 4.1 0.153 P 7.9 8.1 0.311 ) (s t c u d o r P e t e l o s b O 10/12 MIN. 0.272 ro P e let so b O du 0.217 0.071 0.161 0.319 74LVX138 Table 10: Revision History Date Revision 27-Aug-2004 3 Description of Changes Ordering Codes Revision - pag. 1. ) s ( ct u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O 11/12 74LVX138 ) s ( ct u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners © 2004 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 12/12