M27V322-100S1

M27V322 32 Mbit (2Mb ×16) low-voltage UV EPROM and OTP EPROM Feature summary ■ 3.3V ± 10% supply voltage in Read operation ■ Read access time – 100ns at VCC = 3.0V to 3.6V ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O ■ Pin compatible with M27C322 ■ Word-wide configurable ■ 32 Mbit Mask ROM replacement ■ Low power consumption – Active Current 30mA at 5MHz – Stand-by Current 60µA ■ Programming voltage: 12V ± 0.25V ■ Programming time: 50µs/word ■ Electronic signature – Manufacturer Code: 0020h – Device Code: 0034h 42 1 ■ FDIP42W (F) 42 1 ECOPACK® packages available PDIP42 (B) 42 1 SDIP42 (S) May 2006 Rev 3 1/23 www.st.com 1 Contents M27V322 Contents 1 Summary description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 Device operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.1 Read mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.2 Standby mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.3 Two Line Output Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O 2.4 System considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.5 Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.6 PRESTO III programming algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.7 Program Inhibit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.8 Program Verify . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.9 On-Board programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.10 Electronic Signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.11 Erasure operation (applies to UV EPROM) . . . . . . . . . . . . . . . . . . . . . . . 10 3 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5 Package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 2/23 M27V322 List of tables List of tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Operating modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Electronic signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 AC measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Read mode DC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Programming mode DC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Read mode AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Margin mode AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Programming mode AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 FDIP42W - 42 pin Ceramic Frit-seal DIP, with window (0.315" × 0.630"), mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 PDIP42 - 42 pin Plastic DIP, 600 mils width, package mechanical data . . . . . . . . . . . . . . 19 SDIP42 - 42 lead Shrink Plastic DIP, 600 mils width, package mechanical data . . . . . . . . 20 Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O Table 13. Table 14. Table 15. Table 16. 3/23 List of figures M27V322 List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 DIP connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Programming flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 AC testing input output waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 AC testing load circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Read mode AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Margin mode AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Programming and Verify modes AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 FDIP42W - 42 pin Ceramic Frit-seal DIP, with window (0.315" × 0.630"), package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 PDIP42 - 42 pin Plastic DIP, 600 mils width, package outline . . . . . . . . . . . . . . . . . . . . . . 19 SDIP42 - 42 pin Shrink Plastic DIP, 600 mils width, package outline. . . . . . . . . . . . . . . . . 20 ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O Figure 10. Figure 11. 4/23 M27V322 1 Summary description Summary description The M27V322 is a 32 Mbit EPROM offered in the UV range (ultra violet erase) and OTP range. It is ideally suited for microprocessor systems requiring large data or program storage. It is organised as 2 MWords of 16 bit. The pin-out is compatible with a 32 Mbit Mask ROM. The FDIP42W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written rapidly to the device by following the programming procedure. For applications where the content is programmed only one time and erasure is not required, the M27V322 is offered in PDIP42 and SDIP42 packages. ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O In order to meet environmental requirements, ST offers the M27V322 in ECOPACK® packages. ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. Figure 1. Logic diagram VCC 21 16 A0-A20 E Q0-Q15 M27V322 GVPP VSS AI03050 Table 1. Signal names A0-A20 Address Inputs Q0-Q15 Data Outputs E Chip Enable GVPP Output Enable / Program Supply VCC Supply Voltage VSS Ground 5/23 Summary description Figure 2. M27V322 DIP connections A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 E VSS GVPP Q0 Q8 Q1 Q9 Q2 Q10 Q3 Q11 1 42 41 2 40 3 39 4 38 5 37 6 36 7 8 35 9 34 10 33 M27V322 11 32 12 31 13 30 14 29 15 28 16 27 17 26 18 25 19 24 20 23 21 22 A19 A8 A9 A10 A11 A12 A13 A14 A15 A16 A20 VSS Q15 Q7 Q14 Q6 Q13 Q5 Q12 Q4 VCC ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O AI03051 6/23 M27V322 2 Device operation Device operation The operating modes of the M27V322 are listed in the Operating Modes Table. A single power supply is required in the read mode. All inputs are TTL compatible except for VPP and 12V on A9 for the Electronic Signature. 2.1 Read mode The M27V322 has a word-wide organization. Chip Enable (E) is the power control and should be used for device selection. Output Enable (G) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that the addresses are stable, the address access time (tAVQV) is equal to the delay from E to output (tELQV). Data is available at the output after a delay of tGLQV from the falling edge of GVPP, assuming that E has been low and the addresses have been stable for at least tAVQV-tGLQV. ) s ( t c u d o ) 2.2 Standby mode r s ( P t c e t u e d l o o r s P b e O t 2.3 Two Line Output Control e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O The M27V322 has a standby mode which reduces the supply current from 30mA to 30µA. The M27V322 is placed in the standby mode by applying a CMOS high signal to the E input.When in the standby mode, the outputs are in a high impedance state, independent of the GVPP input. Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows: ● the lowest possible memory power dissipation, ● complete assurance that output bus contention will not occur. For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while GVPP should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device. 7/23 Device operation 2.4 M27V322 System considerations The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the supplies to the devices. The supply current ICC has three segments of importance to the system designer: the standby current, the active current and the transient peaks that are produced by the falling and rising edges of E. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device outputs. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor is used on every device between VCC and VSS. This should be a high frequency type of low inherent inductance and should be placed as close as possible to the device. In addition, a 4.7µF electrolytic capacitor should be used between VCC and VSS for every eight devices. This capacitor should be mounted near the power supply connection point. The purpose of this capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces. ) s ( t c u 2.5 Programming d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s 2.6 PRESTO III programming algorithm t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O When delivered (and after each erasure for UV EPROM), all bits of the M27V322 are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The only way to change a "0" to a "1" is by die exposition to ultraviolet light (UV EPROM). The M27V322 is in the programming mode when VPP input is at 12.V, GVPP is at VIH and E is pulsed to VIL. The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. VCC is specified to be 6.25V ± 0.25V. The PRESTO III Programming Algorithm allows the whole array to be programed with a guaranteed margin in a typical time of 100 seconds. Programming with PRESTO III consists of applying a sequence of 50µs program pulses to each word until a correct verify occurs (see Figure 3). During programing and verify operation a MARGIN MODE circuit must be activated to guarantee that each cell is programed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell. 8/23 M27V322 Device operation Figure 3. Programming flowchart VCC = 6.25V, VPP = 12V SET MARGIN MODE n=0 E = 50µs Pulse NO ++n = 25 NO VERIFY ++ Addr ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) 2.7 Program Inhibit o s ( s t b c u O d o ) r s P ( t e Verifyuc t 2.8 Program e l d o o r s P b O e t e l o 2.9 s On-Board programming b O YES FAIL YES Last Addr NO YES RESET MARGIN MODE CHECK ALL WORDS 1st: VCC = 5V 2nd: VCC = 3V AI03059B Programming of multiple M27V322s in parallel with different data is also easily accomplished. Except for E, all like inputs including GVPP of the parallel M27V322 may be common. A TTL low level pulse applied to a M27V322's E input and VPP at 12V, will program that M27V322. A high level E input inhibits the other M27V322s from being programmed. A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with GVPP at VIL. Data should be verified with tELQV after the falling edge of E. The M27V322 can be directly programmed in the application circuit. See the relevant Application Note AN620. 9/23 Device operation 2.10 M27V322 Electronic Signature The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27V322. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27V322, with VPP = VCC = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode. Byte 0 (A0 = VIL) represents the manufacturer code and byte 1 (A0 = VIH) the device identifier code. For the STMicroelectronics M27V322, these two identifier bytes are given in Table 3 and can be read-out on outputs Q0 to Q7. ) s ( t c u 2.11 Erasure operation (applies to UV EPROM) d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O The erasure characteristics of the M27V322 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27V322 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27V322 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27V322 window to prevent unintentional erasure. The recommended erasure procedure for M27V322 is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 30 W-sec/cm2. The erasure time with this dosage is approximately 30 to 40 minutes using an ultraviolet lamp with 12000 µW/cm2 power rating. The M27V322 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure. Operating modes(1) Table 2. Mode E GVPP A9 Q15-Q0 Read VIL VIL X Data Out Output Disable VIL VIH X Hi-Z VIL Pulse VPP X Data In Program Inhibit VIH VPP X Hi-Z Standby VIH X X Hi-Z Electronic Signature VIL VIL VID Codes Program 1. X = VIH or VIL, VID = 12V ± 0.5V. Table 3. Electronic signature(1) Identifier A0 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 Hex Data Manufacturer’s Code VIL 0 0 1 0 0 0 0 0 20h Device Code VIH 0 0 1 1 0 1 0 0 34h 1. Outputs Q15-Q8 are set to '0'. 10/23 M27V322 3 Maximum rating Maximum rating Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents. Table 4. Absolute maximum ratings Symbol TA Parameter Ambient Operating TBIAS Temperature Under Bias TSTG Storage Temperature VIO (2) VCC VA9(2) VPP Value Temperature(1) ) s ( t –40 to 125 uc –50 to 125 od –65 to 150 Input or Output Voltage (except A9) Supply Voltage e t e l A9 Voltage o s b Program Supply Voltage 1. Depends on range. Pr –2 to 7 –2 to 7 c u d –2 to 13.5 o r P –2 to 14 Unit °C °C °C ) s t( V V V V 2. Minimum DC voltage on Input or Output is –0.5V with possible undershoot to –2.0V for a period less than 20ns. Maximum DC voltage on Output is VCC +0.5V with possible overshoot to VCC +2V for a period less than 20ns. O ) s ( t c u d o r P e t e l o s b O ) s ( ct e t le o s b O - u d o r P e t e l o s b O 11/23 DC and AC parameters 4 M27V322 DC and AC parameters This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters. Table 5. AC measurement conditions High Speed Standard Input Rise and Fall Times ≤10ns ≤20ns Input Pulse Voltages 0 to 3V 0.4V to 2.4V 1.5V 0.8V and 2V ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O Input and Output Timing Ref. Voltages Figure 4. AC testing input output waveform High Speed 3V 1.5V 0V Standard 2.4V 0.4V 2.0V 0.8V AI01822 12/23 M27V322 DC and AC parameters Figure 5. AC testing load circuit 1.3V 1N914 3.3kΩ DEVICE UNDER TEST OUT CL ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O CL = 30pF for High Speed CL = 100pF for Standard CL includes JIG capacitance Table 6. Symbol CIN COUT AI01823B Capacitance(1) (2) Parameter Input Capacitance Output Capacitance Test Condition Min Max Unit VIN = 0V 10 pF VOUT = 0V 12 pF 1. TA = 25 °C, f = 1 MHz 2. Sampled only, not 100% tested. 13/23 DC and AC parameters M27V322 Read mode DC characteristics(1) (2) Table 7. Symbol Parameter Test Condition Min Max Unit 0V ≤VIN ≤VCC ±1 µA 0V ≤VOUT ≤VCC ±10 µA E = VIL, GVPP = VIL, IOUT = 0mA, f = 5MHz 30 mA ILI Input Leakage Current ILO Output Leakage Current ICC Supply Current ICC1 Supply Current (Standby) TTL E = VIH 1 mA ICC2 Supply Current (Standby) CMOS E > VCC – 0.2V 60 µA IPP Program Current VPP = VCC 10 VIL Input Low Voltage –0.6 VIH(3) Input High Voltage 0.7VCC VOL Output Low Voltage VOH Output High Voltage TTL P e IOH = –400µA let 1. TA = –40 to 85 °C or 0 to 70 °C; VCC = 3.3V ± 10%; VPP = VCC µA ct 0.2VCC du VCC + 0.5 ro IOL = 2.1mA (s) 0.4 2.4 V V ) s t( V V c u d 2. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. o s b 3. Maximum DC voltage on Output is VCC +0.5V. Programming mode DC characteristics(1) (2) Table 8. Symbol Input Leakage Current ICC Supply Current IPP Program Current VIL Input Low Voltage O 14/23 ro ) s ( ct Output Low Voltage VOH Output High Voltage TTL u d o r P e VID e t le Test Condition Max Unit Min so ±10 µA 50 mA E = VIL 50 mA –0.3 0.8 V 2.4 VCC + 0.5 V 0.4 V VIL ≤VIN ≤VIH b O - Input High Voltage VOL IOL = 2.1mA IOH = –2.5mA A9 Voltage 3.5 11.5 V 12.5 1. TA = 25 °C; VCC = 6.25V ± 0.25V; VPP = 12V ± 0.25V t e l o s b O du P e let o s b s ( t c ILI VIH O ) Parameter o r P 2. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. V M27V322 DC and AC parameters Figure 6. Read mode AC waveforms VALID A0-A20 VALID tAVQV tAXQX E tEHQZ tGLQV GVPP tGHQZ tELQV Hi-Z Q0-Q15 ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O AI02207 Table 9. Read mode AC characteristics(1) (2) M27V322 Symbol Alt Parameter Test Condition -100(3) -120 -150 Unit Min Max Min Max Min Max tAVQV tACC Address Valid to Output Valid E = VIL, G = VIL 100 120 150 ns tELQV tCE Chip Enable Low to Output Valid G = VIL 100 120 150 ns tGLQV tOE Output Enable Low to Output Valid E = VIL 50 60 60 ns tEHQZ(4) tDF Chip Enable High to Output Hi-Z G = VIL 0 45 0 50 0 50 ns tGHQZ(4) tDF Output Enable High to Output Hi-Z E = VIL 0 45 0 50 0 50 ns tAXQX tOH Address Transition to Output Transition E = VIL, G = VIL 5 5 5 ns 1. TA = –40 to 85 °C or 0 to 70 °C; VCC = 3.3V ± 10%; VPP = VCC 2. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP 3. Speed obtained with High Speed measurement conditions. 4. Sampled only, not 100% tested. 15/23 DC and AC parameters Figure 7. M27V322 Margin mode AC waveforms VCC A8 A9 tA9HVPH tVPXA9X GVPP ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O tVPHEL tEXVPX E tEXA10X tA10HEH A10 Set A10 Reset tA10LEH AI00736B 1. A8 High level = 5V; A9 High level = 12V. Table 10. Margin mode AC characteristics(1) (2) Parameter Test Condition Symbol Alt tA9HVPH tAS9 VA9 High to VPP High 2 µs tVPHEL tVPS VPP High to Chip Enable Low 2 µs tA10HEH tAS10 VA10 High to Chip Enable High (Set) 1 µs tA10LEH tAS10 VA10 Low to Chip Enable High (Reset) 1 µs tEXA10X tAH10 Chip Enable Transition to VA10 Transition 1 µs tEXVPX tVPH Chip Enable Transition to VPP Transition 2 µs tVPXA9X tAH9 VPP Transition to VA9 Transition 2 µs Min Max 1. TA = 25 °C; VCC = 6.25V ± 0.25V; VPP = 12V ± 0.25V 2. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. 16/23 Unit M27V322 DC and AC parameters Figure 8. Programming and Verify modes AC waveforms VALID A0-A20 tAVEL Q0-Q15 tEHAX DATA IN DATA OUT tQVEL tEHQX tEHQZ VCC tVCHEL tEHVPX tELQV GVPP ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O tVPHEL tVPLEL E tELEH PROGRAM VERIFY AI02205 1. BYTE = VIH. Table 11. Programming mode AC characteristics(1) (2) Parameter Test Condition Symbol Alt Min Max tAVEL tAS Address Valid to Chip Enable Low 1 µs tQVEL tDS Input Valid to Chip Enable Low 1 µs tVCHEL tVCS VCC High to Chip Enable Low 2 µs tVPHEL tOES VPP High to Chip Enable Low 1 µs tVPLVPH tPRT VPP Rise Time 50 ns tELEH tPW Chip Enable Program Pulse Width (Initial) 45 tEHQX tDH Chip Enable High to Input Transition 2 µs tEHVPX tOEH Chip Enable High to VPP Transition 2 µs tVPLEL tVR VPP Low to Chip Enable Low 1 µs tELQV tDV Chip Enable Low to Output Valid tEHQZ(3) tDFP Chip Enable High to Output Hi-Z 0 tEHAX tAH Chip Enable High to Address Transition 0 55 Unit µs 1 µs 130 ns ns 1. TA = 25 °C; VCC = 6.25V ± 0.25V; VPP = 12V ± 0.25V 2. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP. 3. Sampled only, not 100% tested. 17/23 Package mechanical 5 M27V322 Package mechanical Figure 9. FDIP42W - 42 pin Ceramic Frit-seal DIP, with window (0.315" × 0.630"), package outline A2 A3 A A1 B1 B L α e1 eA D2 C eB D ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O S N K E1 E K1 1 FDIPW-b 1. Drawing is not to scale. Table 12. FDIP42W - 42 pin Ceramic Frit-seal DIP, with window (0.315" × 0.630"), mechanical data millimeters inches Symbol Typ Min Max A1 Min Max 0.51 1.40 0.020 0.055 A2 3.91 4.57 0.154 0.180 A3 3.89 4.50 0.153 0.177 B 0.41 0.56 0.016 0.022 – – – – C 0.23 0.30 0.009 0.012 D 54.41 54.86 2.142 2.160 A B1 5.72 1.45 0.225 0.057 D2 50.80 – – 2.000 – – E 15.24 – – 0.600 – – 14.50 14.90 0.571 0.587 E1 18/23 Typ e 2.54 – – 0.100 – – eA 14.99 – – 0.590 – – eB 16.18 18.03 0.637 0.710 L 3.18 4.10 0.125 0.161 S 1.52 2.49 0.060 0.098 K 8.00 – – 0.315 – – K1 16.00 – – 0.630 – – α 4° 11° 4° 11° N 42 42 M27V322 Package mechanical Figure 10. PDIP42 - 42 pin Plastic DIP, 600 mils width, package outline A2 A1 B1 B A L α e1 eA D2 C eB D S N E1 E ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O 1 PDIP 1. Drawing is not to scale. Table 13. PDIP42 - 42 pin Plastic DIP, 600 mils width, package mechanical data millimeters inches Symbol Typ Min Max A – A1 Typ Min Max 5.08 – 0.200 0.25 – 0.010 – A2 3.56 4.06 0.140 0.160 B 0.38 0.53 0.015 0.021 B1 1.27 1.65 0.050 0.065 C 0.20 0.36 0.008 0.014 D 52.20 52.71 2.055 2.075 D2 50.80 – – 2.000 – – E 15.24 – – 0.600 – – 13.59 13.84 0.535 0.545 E1 e1 2.54 – – 0.100 – – eA 14.99 – – 0.590 – – eB 15.24 17.78 0.600 0.700 L 3.18 3.43 0.125 0.135 S 0.86 1.37 0.034 0.054 α 0° 10° 0° 10° N 42 42 19/23 Package mechanical M27V322 Figure 11. SDIP42 - 42 pin Shrink Plastic DIP, 600 mils width, package outline A2 A1 b2 b A L e eA D2 c eB D S N E1 E ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O 1 SDIP 1. Drawing is not to scale. Table 14. SDIP42 - 42 lead Shrink Plastic DIP, 600 mils width, package mechanical data millimeters inches Symbol Typ Min A Typ Min 5.08 A1 Max 0.200 0.51 0.020 A2 3.81 3.05 4.57 0.150 0.120 0.180 b 0.46 0.38 0.56 0.018 0.015 0.022 b2 1.02 0.89 1.14 0.040 0.035 0.045 c 0.25 0.23 0.38 0.010 0.009 0.015 D 36.83 36.58 37.08 1.450 1.440 1.460 D2 35.60 – – 1.402 – – e 1.78 – – 0.070 – – 15.24 16.00 0.600 0.630 12.70 14.48 0.500 0.570 E E1 13.72 eA 15.24 18.54 L 3.30 S 0.64 N 0.540 0.600 eB 20/23 Max 2.54 3.56 0.730 0.130 0.100 0.025 42 42 0.140 M27V322 6 Part numbering Part numbering Table 15. Ordering information scheme Example: M27V322 -100 X F 1 Device Type M27 ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O Supply Voltage V = 3.3V ±10% Device Function 322 = 32 Mbit (2Mb x16) Speed -100 = 100 ns(1) -120 = 120 ns -150 = 150 ns VCC Tolerance blank = 3.3V ±10% X = 3.3V ±5% Package F = FDIP42W B = PDIP42 S = SDIP42 Temperature Range 1 = 0 to 70 °C 6 = –40 to 85 °C 1. High Speed, see AC Characteristics section for further information. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you. 21/23 Revision history 7 M27V322 Revision history Table 16. Document revision history Date Revision Revision Details July 1999 0.1 02/09/00 1 Programming Flowchart changed (Figure 3) PRESTO III Programming Algorithm paragraph changed FDIP42W Package Dimension, L Max added (Table 12) 03/01/01 2 SDIP42 Package added (Figure 11, Table 14) 3 Document converted to new template (sections added, information moved). Packages are ECOPACK® compliant. SDIP42 package specifications updated (see Table 14 and Figure 11). First Issue ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O 22-May-2006 22/23 M27V322 ) s ( t c u d o ) r s ( P t c e t u e d l o o r s P b e O t e l ) o s ( s t b c u O d o ) r s P ( t c e t u e l d o o r s P b O e t e l o s b O Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. © 2006 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 23/23