SMH4803A

SUMMIT MICROELECTRONICS, Inc. Distributed Power Hot Swap Controller SMH4803A Preliminary FEATURES l Soft Starts Main Power Supply on Card Insertion or System Power Up l Senses Card Insertion via Short Pins or Ejector Switches l Master Enable to Allow System Control of Power Up or Down w Can be used as a Temperature Sense Input l Programmable Independent Controls of 3 DC/DC Converters w Not Enabled until Host Supply Fully Soft Started w Programmable Time Delay Between each Enable Signal w Available Input to hold off Dependant Enables until Conditions are Satisfied l Highly Programmable Circuit Breaker w Programmable Quick-TripTM Values w Programmable Current Limiting w Programmable Circuit Breaker Mode: Latched (Volatile or Nonvolatile) w Programmable Duty Cycle Times w Programmable Over-current Filter l Programmable Host Voltage Fault Monitoring w Programmable Under- voltage Hysteresis w Programmable UV/OV Voltage Filter w Programmable Fault Mode: Latched or Duty Cycle l Nonvolatile Programming to Customize Features w Available Pre-programmed from Summit l 2.5V and 5.0V Reference Outputs w Eliminates the Need or Other Primary Voltages w Easy Expansion of External Monitor Functions l Supply Range ±20VDC to >±500VDC SIMPLIFIED APPLICATION DRAWING 0V Disable / Enable Pin Detect R3 PD1# VDD ENPGA ENPGB PG1# DC/DC UV R2 OV R1 Pin Detect PD2# VSS CBSENSE VGATE DRAIN SENSE PG2# DC/DC SMH4803A PG3# DC/DC FAULT# 2.5VREF 5.0VREF –48V Characteristics subject to change without notice 2051 4.4 3/15/01 2051 SAD 1.2 ©SUMMIT MICROELECTRONICS, Inc., 2000 • 300 Orchard City Dr., Suite 131 • Campbell, CA 95008 • Phone 408-378-6461 • FAX 408-378-6586 • www.summitmicro.com 1 SMH4803A Preliminary FUNCTIONAL BLOCK DIAGRAM ENPGB 15 ENPGA 16 VDD 20 12VREF 14 2.5VREF 50kΩ 50kΩ 17 PG3# 50kΩ 200kΩ 50kΩ PROGRAMMABLE DELAY + – + – FILTER + PROGRAMMABLE DELAY 18 PG1# EN/TS 3 PD1# 4 PD2# 5 UV 11 + – 19 PG2# OV 12 5V 12V 2.5V VSS 10 DRAIN 1 SENSE 50kΩ 50kΩ 2 VGATE MODE 8 RESET# 7 PROGRAMMABLE DELAY CBSENSE 9 50mV + Programmable Quick Trip Ref. Voltage – 2 – 13 5.0VREF VGATE SENSE + – FAULT LATCH AND DUTY CYCLE TIMER 6 FAULT# 2051 BD 1.3 2051 4.4 3/15/01 SUMMIT MICROELECTRONICS, Inc. SMH4803A Preliminary PRODUCT DESCRIPTION The SMH4803A is an integrated solution for high reliability systems to monitor and react to events that could have a detrimental effect on a system. It can contain or limit faults to a single circuit board before that fault propagates to the system. Its programmability lets a single board satisfy multiple circuit demands while customized to meet special requirements. The SMH4803A monitors and controls the primary voltage in a distributed power system while providing for both hotswapping and secondary voltage sequencing in multisupply systems. The primary power source can be shut down if events are sensed that could result in damage to either the circuit board or the system supply. An external FET switch is used to soft start the primary voltage once normal operating conditions are met. The external FET also uses an external shunt to monitor current for the circuit breaker function. The SMH4803A sequences secondary voltage by timed or externally controlled outputs that enable DC/DC converters. Its reference voltages provide isolation between primary and secondary voltages, but allow expansion of its features. PIN CONFIGURATION 20-Pin SOIC DRAIN SENSE VGATE EN/TS PD1# PD2# FAULT# RESET# MODE CBSENSE VSS 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VDD PG2# PG1# PG3# ENPGA ENPGB 2.5VREF 5.0VREF OV UV 2051 PCon 1.0 PIN DESCRIPTIONS DRAIN SENSE (1) The DRAIN SENSE input monitors the voltage at the drain of the external power MOSFET switch with respect to VSS. An internal 10µA source pulls the DRAIN SENSE signal towards the 5V reference level. DRAIN SENSE must be held below 2.5V to enable the PG outputs. VGATE (2) The VGATE output activates an external power MOSFET switch. This signal supplies a constant current output (100µA typical), which allows easy adjustment of the MOSFET turn on slew rate. EN/TS (3) The Enable/Temperature Sense input is the master enable input. If EN/TS is less than 2.5V, VGATE will be disabled. This pin has an internal 200kΩ pull-up to 5V. PD1# and PD2# (4 & 5) These are logic level active low inputs that can optionally be employed to enable VGATE and the PG outputs when they are at VSS. These pins each have an internal 50kΩ pull-up to 5V. FAULT# (6) This is an open-drain, active-low output that indicates the fault status of the device. RESET# (7) Reset# is used to clear latched fault conditions. When this pin is held low the VGATE and PG outputs are disabled. Refer to the Circuit Breaker Operation and the associated timing diagrams for detailed characteristics. This pin has an internal 50kΩ pull-up to 5V. MODE (8) The state of the MODE signal determines how fault conditions are cleared. The device is in the latched mode when the signal is held at VSS, and the cycle mode when held at 5V or left floating. This pin has an internal 50kΩ pull-up to 5V. CBSENSE (9) The circuit breaker sense input is used to detect overcurrent conditions across an external, low value sense resistor (RS) tied in series with the Power MOSFET. A voltage drop of greater than 50mV across the resistor for longer than tCBD will trip the circuit breaker. A programmable Quick-Trip™ sense point is also available. 3 SUMMIT MICROELECTRONICS, Inc. 2051 4.4 3/15/01 SMH4803A Preliminary UV (11) The UV pin is used as an under-voltage supply monitor, typically in conjunction with an external resistor ladder. VGATE will be disabled if UV is less than 2.5V. Programmable internal hysteresis is available on the UV input, adjustable in increments of 62.5mV. Also available is a filter delay on the UV input. OV (12) The OV pin is used as an over-voltage supply monitor, typically in conjunction with an external resistor ladder. VGATE will be disabled if OV is greater than 2.5V. A filter delay is available on the OV input. 5.0VREF & 2.5VREF (13 & 14) These are precision 5V and 2.5V output reference voltages that may be use to expand the logic input functions on the SMH4803A. The reference outputs are with respect to VSS. ENPGA (16) This is an active high input that controls the PG2# and PG3# outputs. When ENPGA is pulled low the PG2# and PG3# outputs are immediately placed in a high impedance state. When ENPGA is driven high or left floating then PG2# will be driven low at a time period of tPGD after PG1# has been active. This pin has an internal 50kΩ pull-up to 5V. ENPGB (15) This is an active high input that controls the PG3# output. When ENPGB is pulled low the PG3# output is immediately placed in a high impedance state. When ENPGB is driven high or left floating then PG3# will be driven low at a time period of tPGD after PG2# has been active. This pin has an internal 50kΩ pull-up to 5V. PG1#, PG2#, & PG3# (18, 19, & 17) The PGn# pins are open-drain, active-low outputs with no internal pull-up resistor. They can be used to switch a load or enable a DC/DC converter. PG1# is enabled immediately after VGATE reaches VDD – VGT and the DRAIN SENSE voltage is less than 2.5V. Each successive PG output is enabled tPGD after its predecessor, provided also that the appropriate ENPG input(s) are high. Voltage on these pins cannot exceed 12V, as referenced to VSS. VDD (20) VDD is the positive supply connection. An internal shunt regulator limits the voltage on this pin to approximately 12V with respect to VSS. A resistor must be placed in series with the VDD pin to limit the regulator current (RD in the application illustrations). VSS (10) VSS is connected to the negative side of the supply. RECOMMENDED OPERATING CONDITIONS Temperature –40°C to 85°C. ABSOLUTE MAXIMUM RATINGS* Temperature Under Bias ...................... –55°C to 125°C Storage Temperature ........................... –65°C to 150°C Lead Solder Temperature (10s) ........................... 300°C Terminal Voltage with Respect to VSS: VGATE ......................................... VDD + 0.5V UV, OV, CBSENSE, DRAIN SENSE, FAULT#, PG1#, PG2#, and PG3# ...................... –0.5V to VDD + 0.5V PD1#, PD2#, MODE, RESET#, ENPGA, ENPGB, EN/TS ......................... 10V *Comment Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. 4 2051 4.4 3/15/01 SUMMIT MICROELECTRONICS, Inc. SMH4803A Preliminary DC OPERATING CHARACTERISTICS (Over Recommended Operating Conditions; Voltages are relative to VSS, except VGT) Symbol VDD 5.0VREF ILOAD5 2.5VREF ILOAD2.5 IDD VUV VUVHYST VOV VOVHYST VVGATE IVGATE VSENSE ISENSE VCB Parameter Supply voltage 5V reference output 5V reference output current 2.5V reference output 2.5V reference output current Power supply current Under-Voltage threshold Under-Voltage hysteresis Over-Voltage threshold Over-Voltage hysteresis VGATE output voltage VGATE current output DRAIN SENSE threshold DRAIN SENSE current output Circuit breaker threshold Programmable Quick Trip circuit breaker threshold Conditions IDD = 3mA IDD = 3mA IDD = 3mA IDD = 3mA (1) IDD = 3mA IDD = 3mA Output enabled IDD = 3mA (1) IDD = 3mA IDD = 3mA IDD = 3mA (1) IDD = 3mA IDD = 3mA Min. 11 4.75 –1 2.475 2.425 –0.2 2 2.475 2.425 2.475 2.425 Typ. 12 5.00 2.500 2.500 Max. 13 5.25 1 2.525 2.575 1 10 Units V V mA V V mA mA V V mV V V mV V µA V V µA mV mV mV mV — 2.500 2.500 10 2.500 2.500 10 2.525 2.575 2.525 2.575 VDD 100 IDD = 3mA (1) IDD = 3mA VSENSE = VSS (1) IDD = 3mA 2.475 2.425 9 40 2.500 2.500 10 50 200 100 60 Off IDD = 3mA (1) IDD = 3mA IDD = 3mA 2 –0.1 IOL = 2mA ISINK = 2mA 0 0 0.7 1.8 2.475 2.425 2.500 2.500 10 5.0VREF 0.8 0.4 0.4 3.0 2.525 2.575 2.525 2.575 11 60 VQCB VENTS VENTSHYST VIH VIL VOL VGT (1) TA = 25°C. EN/TS threshold EN/TS hysteresis Input high voltage: ENPGA/B, MODE, RESET# Input low voltage: ENPGA/B, MODE, RESET# Output low voltage: FAULT# Output low voltage: PG1#/2#/3# Gate threshold V V mV V V V V V 2051 Elect Table 2.2 SUMMIT MICROELECTRONICS, Inc. 2051 4.4 3/15/01 5 SMH4803A Preliminary FUNCTIONAL DESCRIPTION GENERAL OPERATION The SMH4803A is an integrated power controller for hot swappable add-in cards. The device operates from a wide supply range and generates the signals necessary to drive isolated output DC/DC converters. As a typical add-in board is inserted into the powered backplane physical connections must first be made with the chassis to discharge any electrostatic voltage potentials. The board then contacts the long pins on the backplane that provide power and ground. As soon as power is applied the device starts up, but does not immediately apply power to the output load. Under-voltage and over-voltage circuits inside the controller check to see that the input voltage is within a user-specified range, and pin detection signals determine whether the card is seated properly. These requirements must be met for a Pin Detect Delay period of tPDD, after which time the hot-swap controller enables VGATE to turn on the external power MOSFET switch. The VGATE output is current limited to IVGATE, allowing the slew rate to be easily modified using external passive components. During the controlled turn-on period the VDS of the MOSFET is monitored by the drain sense input. When drain sense drops below 2.5V, and VGATE gets above VDD – VGT, the power good outputs can begin turning on the DC/DC controllers. Power Good Enable inputs may be used to activate or deactivate specific output loads. Steady state operation is maintained as long as all conditions are normal. Any of the following events may cause the device to disable the DC/DC controllers by shutting down the power MOSFET: an under-voltage or overvoltage condition on the host power supply; an overcurrent event detected on the CBSENSE input; a failure of the power MOSFET sensed via the DRAIN SENSE pin; the pin detect signals becoming invalid; or the master enable (EN/TS) falling below 2.5V. The SMH4803A may be configured so that after any of these events occur the VGATE output shuts off and either latches into an off state or recycles power after a cooling down period, tCYC. Powering VDD The SMH4803A contains a shunt regulator on the VDD pin that prevents the voltage from exceeding 12V. It is necessary to use a dropper resistor (RD) between the host power supply and the VDD pin in order to limit current into the device and prevent possible damage. The dropper resistor allows the device to operate across a wide range of system supply voltages, and also helps protect the device against common-mode power surges. Refer to the Applications Section for help on calculating the RD resistance value. 6 System Enables There are several enabling inputs, which allow a host system to control the SMH4803A. The Pin Detect pins (PD1# & PD2#) are two active low enables that are generally used to indicate that the add-in circuit card is properly seated. This is typically done by clamping the inputs to VSS through the implementation of an injector switch, or alternatively through the use of a staggered pins at the card-cage interface. Two shorter pins arrayed at opposite ends of the connector force the card to be fully seated (not canted) before both pin detects are enabled. Care must be taken not to exceed the maximum voltage rating of these pins during the insertion process. Refer to details in the Applications Section for proper circuit implementation. The EN/TS input provides an active high comparator input that may be used as a master enable or temperature sense input. These inputs must be held low for a period of tPDD before a power-up sequence may be initiated. Under-/Over-Voltage Sensing The Under-Voltage (UV) and Over-Voltage (OV) inputs provide a set of comparators that act in conjunction with an external resistive divider ladder to sense when the host supply voltage exceeds the user defined limits. If the input to the UV pin rises above 2.5V, or the input to the OV pin falls below 2.5V for a period of tPDD, the power-up sequence may be initiated. The tPDD filter helps prevent spurious start-up sequences while the card is being inserted. If UV falls below 2.5V or OV rises above 2.5V, the PG and VGATE outputs will be shut down immediately. Under-/Over-Voltage Filtering The SMH4803A may also be configured so that an out of tolerance condition on UV/OV will not shut off the output immediately. Instead, a filter delay may be inserted so that only sustained under-voltage or over-voltage conditions will shut off the output. When the UV/OV filter option is enabled an out of tolerance condition on UV/OV for longer than the filter delay time, tUOFLTR, activates the FAULT# output, and the VGATE and PG outputs will be latched in the off state. To initiate another power-up sequence the FAULT# output must first be reset. Refer to the appropriate section on resetting the FAULT# output. The Under/Over-Voltage Filtering feature is disabled in the default configuration of the device. Under-Voltage Hysteresis The Under-Voltage comparator input may be configured with a programmable level of hysteresis. The compare SUMMIT MICROELECTRONICS, Inc. 2051 4.4 3/15/01 SMH4803A Preliminary level may be set in steps (up to 15) of 62.5mV below 2.5V. The default under-voltage hysteresis level is set to 62.5mV. Soft Start Slew Rate Control Once all of the preconditions for powering up the DC/DC controllers have been met, the SMH4803A provides a means to soft start the external power FET. It is important to limit in-rush current to prevent damage to the add-in card or disruptions to the host power supply. For example, charging the filter capacitance (normally required at the input of the DC/DC controllers) too quickly may generate very high current. The VGATE output of the SMH4803A is current limited to IVGATE, allowing the slew rate to be easily modified using external passive components. The slew rate may be found by dividing IVGATE by the gate-todrain capacitance placed on the external FET. A complete design example is given in the Applications Section. Load Control — Sequencing the Secondary Supplies Once power has been ramped to the DC/DC controllers, two conditions must be met before the PGn# outputs can be enabled: the Drain Sense voltage must be below 2.5V, and the VGATE voltage must be greater than VDD –VGT. The Drain Sense input helps ensure that the power MOSFET is not absorbing too much steady state power from operating at a high VDS. This sensor remains active at all times (except during the current regulation period). The VGATE sensor makes sure that the power MOSFET is operating well into its saturation region before allowing the loads to be switched on. Once VGATE reaches VDD –VGT this sensor is latched. Once the external MOSFET is properly switched on the PGn# outputs may be enabled (if ENPGA and ENPGB are both high). Output PG1# is activated first, followed by PG2# after a delay of tPGD, and PG3# after another tPGD delay. The delays built into the SMH4803A allow timed sequencing of power to the loads. The delay times are factory programmed from 50µs to 160ms. PG2# and PG3# can be disabled by bringing ENPGA low. Likewise PG#3 is disabled when ENPGB is low. This cascaded control is useful for enabling supplies that have dependencies based on the other voltages in the system. The PGn# outputs have a 12V withstand capability, so high voltages must not be connected to these pins. Bipolar transistors or opto-isolators can be used to boost the withstand voltage to that of the host supply. See Figures 10 and 11 for connections. Circuit Breaker Operation The SMH4803A provides a number of circuit breaker functions to protect against over current conditions. A sustained over-current event could damage the host supply and/or the load circuitry. The board’s load current passes through a series resistor (RS) connected between the MOSFET source (which is tied to CBSENSE) and VSS. The breaker trips whenever the voltage drop across RS is greater than 50mV for more than tCBD (a factory programmable filter delay ranging from 10µs to 500µs). Quick-TripTM Circuit Breaker Additionally, the SMH4803A provides a Quick-Trip feature that will cause the circuit breaker to trip immediately if the voltage drop across RS exceeds VQCB. The Quick-Trip level may be factory set to 60mV, 100mV (default), 200mV, or the feature may be disabled. Current Regulation The current regulation mode is an optional feature that provides a means to regulate current through the MOSFET for a programmable period of time. If enabled the device will start the internal timer when the voltage at CBSENSE exceeds 50mV. Also, it attempts to limit the voltage at CBSENSE to 60mV by regulating the VGATE output. The circuit breaker will trip if the over-current condition remains after the time-out. However, if CBSENSE drops below 50mV before the timer ends, the timer is reset and VGATE resumes normal operation. If the Quick-Trip level is exceeded then the device will bypass the current regulation timer and shut down immediately. The Current Regulation feature is disabled in the default configuration. Non-Volatile Fault Latch The SMH4803A also provides an optional nonvolatile fault latch (NVFL) circuit breaker feature. The nonvolatile fault latch essentially provides a programmable fuse on the circuit breaker. When enabled the nonvolatile fault latch will be set whenever the circuit breaker trips. Once set, it cannot be reset by cycling power or through the use of the RESET# pin. NOTE: THE DEVICE REMAINS PERMANENTLY DISABLED UNTIL IT IS REPROGRAMMED AT THE FACTORY. As long as the NVFL is set the FAULT# output will be driven active. The Non-Volatile Fault Latch feature is disabled in the default configuration. SUMMIT MICROELECTRONICS, Inc. 2051 4.4 3/15/01 7 SMH4803A Preliminary VDD 11 ≤ VDD ≤ 13