BCM® in a VIA™ Package
Bus Converter
BCM4414xD1E5135yzz
®
S
US
C
C
NRTL
US
Isolated Fixed-Ratio DC-DC Converter
Features & Benefits
Product Ratings
• Up to 35A continuous low-voltage-side current
VHI = 400V (260 – 410V)
ILO = up to 35A
• Fixed transformation ratio (K) of 1/8
VLO = 50V (32.5 – 51.3V)
(no load)
K = 1/8
• Up to
797W/in3
power density
• 97.7% peak efficiency
Product Description
• Built-in EMI filtering and inrush limiting circuit
The BCM4414xD1E5135yzz in a VIA package is a high-efficiency
Bus Converter, operating from a 260 to 410VDC high-voltage bus to
deliver an isolated 32.5 to 51.3VDC unregulated, low voltage.
• Parallel operation for multi-kW arrays
• OV, OC, UV, short circuit and thermal protection
This unique ultra-low-profile module incorporates DC-DC
conversion, integrated filtering and PMBus commands and controls
in a chassis- or PCB-mount form factor.
• 4414 package
• High MTBF
• Thermally-enhanced VIA package
The BCM offers low noise, fast transient response and
industry‑leading efficiency and power density. A low-voltage-side
referenced PMBus-compatible telemetry and control interface
provides access to the BCM’s configuration, fault monitoring and
other telemetry functions.
• PMBus® management interface
• Suitable for Hot-Swap applications
Typical Applications
Leveraging the thermal and density benefits of Vicor VIA packaging
technology, the BCM module offers flexible thermal management
options with very low top- and bottom-side thermal impedances.
• 380VDC Power Distribution
• Information and Communication
Technology (ICT) Equipment
When combined with downstream Vicor DC-DC conversion
components and regulators, the BCM allows the Power Design
Engineer to employ a simple, low-profile design, which will
differentiate the end system without compromising on cost or
performance metrics.
• High-End Computing Systems
• Automated Test Equipment
• Industrial Systems
• High-Density Energy Systems
• Transportation
• Green Buildings and Microgrids
Size:
4.35 x 1.40 x 0.37in
[110.55 x 35.54 x 9.40mm]
Part Ordering Information
Product
Function
Package
Length
Package
Width
Package
Type
BCM
44
14
x
BCM =
Bus Converter
Module
Length in
Inches x 10
Width in
Inches x 10
B = Board VIA
V = Chassis VIA
[a]
High-Side
Max
Max
Max
Voltage
Product Grade
High‑Side
Low‑Side Low‑Side
Range
(Case Temperature)
Voltage
Voltage Current
Ratio
D1
E
51
Internal Reference
High-temperature current derating may apply; See Figure 1, specified thermal operating area.
BCM® in a VIA™ Package
Page 1 of 43
Rev 1.9
08/2020
35
Option Field
y
zz
C = –20 to 100°C [a]
T = –40 to 100°C [a]
02 = Chassis/PMBus
06 = Short Pin/PMBus
10 = Long Pin/PMBus
BCM4414xD1E5135yzz
Typical Applications
3-Phase AIM
BCM in a VIA package
+
+HI
+LO
EXT_BIAS
SCL
L1
L2
L3
L
O
A
D
SDA
SGND
–
ADDR
–HI
–LO
ISOLATION BOUNDARY
3-phase AC to point-of-load (3-phase AIM + BCM4414xD1E5135yzz)
BCM in a VIA package
+HI
+LO
EXT_BIAS
5V
SCL
SDA
SGND
ADDR
–HI
–LO
R1
SCL
CLOCK
ISOLATION BOUNDARY
+HI
+LO
EXT_BIAS
5V
SCL
SDA
SGND
ADDR
–HI
–LO
R2
ISOLATION BOUNDARY
Paralleling PMBus® BCM in a VIA package – connection to Host PMBus
BCM® in a VIA™ Package
Page 2 of 43
Rev 1.9
08/2020
GROUND
BCM in a VIA package
SGND
DATA
DC
L
O
A
D
+
–
SDA
Host PMBus®
BCM4414xD1E5135yzz
Typical Applications (Cont.)
Host PMBus®
PMBus
V
+
EXT
–
SGND
SGND
BCM in a VIA Package
EXT_BIAS
SCL
SDA
SGND
V
C
HI
+HI
+LO
–HI
–LO
}
HV
VAUX
3
PRM_SGND
SGND
R
R
R
TRIM_PRM
VTM
REF/
REF_EN
Adaptive Loop Temperature Feedback
VT
AL
SHARE/
CONTROL NODE
VTM Start Up Pulse
VC
AL_PRM
L
R
+IN
+OUT
–IN
–OUT
C
O_PRM_DAMP
L
I_PRM_CER
SGND
+OUT
OUT
PC
R
I_PRM_FLT
V
TM
VC
IFB
I_PRM_DAMP
PRM_SGND
HI
SOURCE_RTN
ENABLE
TRIM
ADDR
FUSE
PRM
SGND
enable/disable
switch
O_VTM_CER
LOAD
+IN
O_PRM_FLT
C
O_PRM_CER
–IN
–OUT
HV
LV
LV
LOAD_RTN
ISOLATION BOUNDARY
ISOLATION BOUNDARY
PRM_SGND
BCM4414xD1E5135yzz + PRM™ + VTM™, Adaptive-Loop Configuration – connection to Host PMBus®
Host PMBus®
PMBus
V
+
EXT
SGND
–
SGND
SGND
V
REF
PRM
EXT_BIAS
SCL
SDA
SGND
ADDR
FUSE
V
HI
SOURCE_RTN
C
+HI
+LO
–HI
–LO
HI
HV
}
SGND
PRM_SGND
AL
VT
SHARE/
CONTROL NODE
VC
IFB
R
I_PRM_DAMP
L
C
VTM
VTM Start up Pulse
V+
–IN
SGND
R
O_PRM_DAMP
L
O_PRM_FLT
–OUT
LV
C
+IN
C
O_PRM_CER
–IN
–OUT
HV
LV
ISOLATION BOUNDARY
ISOLATION BOUNDARY
PRM_SGND
BCM4414xD1E5135yzz + PRM + VTM, Remote-Sense Configuration – connection to Host PMBus
BCM® in a VIA™ Package
Page 3 of 43
+OUT
VC
PC
V–
VOUT
External Current Sense
SGND
TM
Voltage Reference with Soft Start
+OUT
I_PRM_ELEC
–IN
Voltage Sense and Error Amplifier
(Differential)
PRM_SGND
+IN
+IN
I_PRM_FLT
PRM_SGND
OUT
GND
REF/
REF_EN
TRIM
PRM_SGND
3
IN
VAUX
ENABLE
enable/disable
switch
PRM_SGND
REF 3312
Rev 1.9
08/2020
Voltage Sense
BCM in a VIA Package
0Ω
O_VTM_CER
LOAD
BCM4414xD1E5135yzz
Pin Configuration
1
3
TOP VIEW
+HI
+LO
5
6
7
8
9
PMBus™
EXT BIAS
SCL
SDA
SGND
ADDR
–LO
–HI
2
4
BCM4414 in a VIA Package - Chassis (Lug) Mount
2
4
TOP VIEW
–HI
–LO
9
8
7
6
5
PMBus™
ADDR
SGND
SDA
SCL
EXT BIAS
+LO
+HI
1
3
BCM4414 in a VIA Package - Board (PCB) Mount
Note: The dot on the VIA housing indicates the location of the signal pin 9.
Pin Descriptions
Pin Number
Signal Name
Type
Function
1
+HI
HIGH SIDE POWER
High-voltage-side positive power terminal
2
–HI
HIGH SIDE POWER
RETURN
High-voltage-side negative power terminal
3
+LO
LOW SIDE
POWER
Low-voltage-side positive power terminal
4
–LO
LOW SIDE
POWER RETURN
Low-voltage-side negative power terminal
5
EXT BIAS
INPUT
5V supply input
6
SCL
INPUT
I2C™ Clock, PMBus® Compatible
7
SDA
INPUT/OUTPUT
I2C Data, PMBus Compatible
8
SGND
LOW SIDE
SIGNAL RETURN
Signal Ground
9
ADDR
INPUT
Address assignment - Resistor based
Notes: All signal pins (5, 6, 7, 8, 9) are referenced to the low-voltage side and isolated from the high-voltage side.
Keep SGND signal separated from the low-voltage side power return terminal (–LO) in electrical design.
BCM® in a VIA™ Package
Page 4 of 43
Rev 1.9
08/2020
BCM4414xD1E5135yzz
Absolute Maximum Ratings
The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.
Parameter
Comments
+HI to –HI
HI_DC or LO_DC Slew Rate
Min
Max
Unit
–1
480
V
N/A
V/µs
–1
60
V
–0.3
10
V
0.15
A
Internal hot-swap circuitry
+LO to –LO
EXT BIAS to SGND
SCL to SGND
–0.3
5.5
V
SDA to SGND
–0.3
5.5
V
ADDR to SGND
–0.3
3.6
V
Basic insulation (high-voltage side to case)
Isolation Voltage /
Dielectric Withstand
Basic insulation (high-voltage side to low-voltage side)
Functional insulation (low-voltage side to case)
[b]
[b]
2121
VDC
2121
VDC
707
VDC
The absolute maximum rating listed above for dielectric withstand (high-voltage side to low-voltage side) refers to the VIA package. The internal safety
approved isolating component (ChiP) provides reinforced insulation (4242V) from high-voltage side to low-voltage side. However, the VIA package itself can
only be tested at a basic insulation value (2121V).
BCM® in a VIA™ Package
Page 5 of 43
Rev 1.9
08/2020
BCM4414xD1E5135yzz
Electrical Specifications
Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of
–40°C ≤ TCASE ≤ 100°C (T-Grade); all other specifications are at TCASE = 25ºC unless otherwise noted.
Attribute
Symbol
Conditions / Notes
Min
Typ
Max
Unit
General Powertrain Specification – Forward Direction Operation (High-Voltage Side to Low-Voltage Side)
HI-Side Voltage Range
(Continuous)
VHI_DC
260
410
V
HI-Side Voltage Range
(Transient)
VHI_TRANS
260
410
V
HI-Side Voltage
Initialization Threshold
VµC_ACTIVE
130
V
HI-Side Quiescent Current
IHI_Q
HI-side voltage where internal controller is initialized,
(powertrain inactive)
Disabled, VHI_DC = 400V
2
TCASE ≤ 100ºC
4
VHI_DC = 400V, TCASE = 25ºC
No-Load Power Dissipation
HI-Side Inrush Current Peak
DC HI-Side Current
Transformation Ratio
LO-Side Current (Continuous)
LO-Side Current (Pulsed)
Efficiency (Ambient)
PHI_NL
IHI_INR_PK
IHI_IN_DC
K
ILO_OUT_DC
ILO_OUT_PULSE
ηAMB
10.5
6
VHI_DC = 400V
VHI_DC = 260 – 410V
22
6
12
At ILO_OUT_DC = 35A, TCASE ≤ 70ºC
4.5
High voltage to low voltage K = VLO_DC / VHI_DC,
at no load
1/8
A
2ms pulse, 25% duty cycle, ILO_OUT_AVG ≤ 50% rated
ILO_OUT_DC
40
A
VHI_DC = 400V, ILO_OUT_DC = 35A
96.5
VHI_DC = 260 – 410V, ILO_OUT_DC = 35A
95.3
VHI_DC = 400V, ILO_OUT_DC = 17.5A
96.8
97.6
96.5
Efficiency (Over Load Range)
η20%
7A < ILO_OUT_DC < 35A
94.5
97.2
%
%
%
RLO_COLD
VHI_DC = 400V, ILO_OUT_DC = 35A, TCASE = –40°C
18
22
25
RLO_AMB
VHI_DC = 400V, ILO_OUT_DC = 35A
27
29.5
33
RLO_HOT
VHI_DC = 400V, ILO_OUT_DC = 35A, TCASE = 70°C
32
34.8
37
1.05
1.10
1.14
VLO_OUT_PP
Low side voltage ripple frequency = 2x FSW
CLO_EXT = 0μF, ILO_OUT_DC = 35A, VHI_DC = 400V,
20MHz BW
TCASE ≤ 100ºC
BCM® in a VIA™ Package
Page 6 of 43
V/V
35
95.7
LO-Side Voltage Ripple
A
TCASE ≤ 70ºC
VHI_DC = 400V, ILO_OUT_DC = 35A, TCASE = 70°C
FSW
W
A
TCASE ≤ 100ºC
ηHOT
Switching Frequency
21
18
Efficiency (Hot)
LO-Side Output Resistance
17
VHI_DC = 260 – 410V, TCASE = 25 ºC
VHI_DC = 410V, CLO_EXT = 100μF,
RLOAD_LO = 25% of full-load current
mA
250
MHz
mV
550
Rev 1.9
08/2020
mΩ
BCM4414xD1E5135yzz
Electrical Specifications (Cont.)
Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of
–40°C ≤ TCASE ≤ 100°C (T-Grade); all other specifications are at TCASE = 25ºC unless otherwise noted.
Attribute
Symbol
Conditions / Notes
Min
Typ
Max
Unit
General Powertrain Specification – Forward Direction Operation (High-Voltage Side to Low-Voltage Side), Cont.
Effective HI-Side Capacitance
(Internal)
CHI_INT
Effective value at 400VHI_DC
0.4
µF
Effective LO-Side Capacitance
(Internal)
CLO_INT
Effective value at 50VLO_DC
37.6
µF
Rated LO-Side Capacitance (External)
CLO_OUT_EXT
Rated LO-Side Capacitance (External),
CLO_OUT_AEXT
Parallel Array Operation
Excessive capacitance may drive module into short
circuit protection
100
µF
CLO_OUT_AEXT Max = N • 0.5 • CLO_OUT_EXT MAX, where
N = the number of units in parallel
Powertrain Hardware Protection Specification – Forward Direction Operation (High-Voltage Side to Low-Voltage Side)
• These built-in powertrain protections are fixed in hardware and cannot be configured through PMBus®.
• When duplicated in supervisory limits, hardware protections serve a secondary role and become active when supervisory limits are
disabled through PMBus.
Auto Restart Time
tAUTO_RESTART
Start up into a persistent fault condition. Non-latching
fault detection given VHI_DC > VHI_UVLO+
290
360
ms
HI-Side Overvoltage
Lockout Threshold
VHI_OVLO+
430
440
450
V
HI-Side Overvoltage
Recovery Threshold
VHI_OVLO–
420
430
440
V
HI-Side Overvoltage
Lockout Hysteresis
VHI_OVLO_HYST
10
V
HI-Side Overvoltage
Lockout Response Time
tHI_OVLO
10
µs
HI-Side Soft-Start Time
tHI_SOFT-START
1
ms
LO-Side Overcurrent Trip Threshold
ILO_OUT_OCP
LO-Side Overcurrent
Response Time Constant
tLO_OUT_OCP
LO-Side Short Circuit
Protection Trip Threshold
ILO_OUT_SCP
LO-Side Short Circuit
Protection Response Time
tLO_OUT_SCP
Overtemperature
Shutdown Threshold
BCM® in a VIA™ Package
Page 7 of 43
tOTP+
From powertrain active. Fast current limit protection
disabled during soft start
37.5
Effective internal RC filter
47
3.6
52
125
Rev 1.9
08/2020
A
ms
A
1
Internal
59
µs
°C
BCM4414xD1E5135yzz
Electrical Specifications (Cont.)
Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of
–40°C ≤ TCASE ≤ 100°C (T-Grade); all other specifications are at TCASE = 25ºC unless otherwise noted.
Attribute
Symbol
Conditions / Notes
Min
Typ
Max
Unit
Powertrain Supervisory Limits Specification – Forward Direction Operation (High-Voltage Side to Low-Voltage Side)
• These supervisory limits are set in the internal controller and can be reconfigured or disabled through PMBus®.
• When disabled, the powertrain protections presented in the previous table will intervene during fault events.
HI-Side Overvoltage
Lockout Threshold
VHI_OVLO+
420
436
450
V
HI-Side Overvoltage
Recovery Threshold
VHI_OVLO–
405
426
440
V
HI-Side Overvoltage
Lockout Hysteresis
VHI_OVLO_HYST
10
V
HI-Side Overvoltage
Lockout Response Time
tHI_OVLO
100
µs
HI-Side Undervoltage
Lockout Threshold
VHI_UVLO–
200
226
250
V
HI-Side Undervoltage
Recovery Threshold
VHI_UVLO+
225
244
259
V
HI-Side Undervoltage
Lockout Hysteresis
VHI_UVLO_HYST
15
V
tHI_UVLO
100
µs
20
ms
HI-Side Undervoltage
Lockout Response Time
HI-Side Undervoltage Start-Up Delay
tHI_UVLO+_DELAY
LO-Side Overcurrent
Trip Threshold
ILO_OUT_OCP
LO-Side Overcurrent
Response Time Constant
tLO_OUT_OCP
From VHI_DC = VHI_UVLO+ to powertrain active
(i.e., one-time start-up delay from application of
VHI_DC to VLO_DC)
42.5
Effective internal RC filter
tOTP+
Internal
125
Overtemperature
Recovery Threshold
tOTP–
Internal
105
Undertemperature Shutdown
Threshold (Internal)
tUTP
BCM® in a VIA™ Package
Page 8 of 43
tUTP_RESTART
47.5
2
Overtemperature
Shutdown Threshold
Undertemperature Restart Time
45
ms
°C
110
115
C-Grade
–25
T-Grade
–45
Start up into a persistent fault condition. Non-latching
fault detection given VHI_DC > VHI_UVLO+
Rev 1.9
08/2020
A
3
°C
°C
s
BCM4414xD1E5135yzz
Operating Area
40
LO-Side Current (A)
35
30
25
20
15
10
5
0
–60
–40
–20
0
20
40
60
80
100
120
Case Temperature (ºC)
260 – 410V
Figure 1 — Specified thermal operating area
2500
50
2250
45
2000
40
LO-Side Current (A)
LO-Side Power (W)
1. The BCM in a VIA package is cooled through the non-pin-side case.
2. The thermal rating is based on typical measured device efficiency.
3. The case temperature in the graph is the measured temperature of the non-pin-side housing, such that the internal operating temperature
does not exceed 125°C.
1750
1500
1250
1000
750
500
250
0
35
30
25
20
15
10
5
260
275
290
305
320
335
350
365
380
395
0
410
260
275
HI-Side Voltage (V)
PLO_OUT_DC
290
305
320
ILO_OUT_DC
PLO_OUT_PULSE
LO-Side Capacitance
(% Rated CLO_EXT_MAX)
Figure 2 — Specified electrical operating area using rated RLO_HOT
110
100
90
80
70
60
50
40
30
20
10
0
0
25
50
75
LO-Side Current (% ILO_DC)
Figure 3 — Specified HI-side start up into load current and external capacitance
BCM® in a VIA™ Package
Page 9 of 43
335
350
365
380
HI-Side Voltage (V)
Rev 1.9
08/2020
100
ILO_OUT_PULSE
395
410
BCM4414xD1E5135yzz
PMBus® Reported Characteristics
Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of
–40°C ≤ TCASE ≤ 100°C (T-Grade); all other specifications are at TCASE = 25ºC unless otherwise noted.
Monitored Telemetry
• The current telemetry is only available in forward operation. The input and output current reported value is not supported in reverse operation.
PMBus Read Command
Accuracy
(Rated Range)
Functional
Reporting Range
Update Rate
Reported Units
HI-Side Voltage
(88h) READ_VIN
±5%(LL – HL)
130 to 450V
100µs
VACTUAL = VREPORTED x 10–1
HI-Side Current
(89h) READ_IIN
±20% (10 – 20% of FL)
±5% (20 – 133% of FL)
–0.85 to 5.9A
100µs
IACTUAL = IREPORTED x 10–3
LO-Side Voltage [c]
(8Bh) READ_VOUT
±5% (LL – HL)
16.25 to 56.25V
100µs
VACTUAL = VREPORTED x 10–1
LO-Side Current
(8Ch) READ_IOUT
±20% (10 – 20% of FL)
±5% (20 – 133% of FL)
–6.8 to 47.5A
100µs
IACTUAL = IREPORTED x 10–2
LO-Side Resistance
(D4h) READ_ROUT
±5% (50 – 100% of FL) at NL
±10% (50 – 100% of FL) (LL – HL)
10 to 40mΩ
100ms
RACTUAL = RREPORTED x 10–5
(8Dh) READ_TEMPERATURE_1
±7°C (Full Range)
–55 to 130ºC
100ms
TACTUAL = TREPORTED
Attribute
Temperature [d]
[c]
[d]
Default READ LO Side Voltage returned when unit is disabled = –300V.
Default READ Temperature returned when unit is disabled = –273°C.
Variable Parameters
• Factory setting of all Thresholds and Warning limits listed below are 100% of specified protection values.
• Variables can be written only when module is disabled with VHI < VHI_UVLO– and external bias (VDDB) applied.
• Module must remain in a disabled mode for 3ms after any changes to the variables below to allow sufficient time to commit changes to EEPROM.
Attribute
PMBus Command
Conditions / Notes
VHI_OVLO– is automatically 3%
lower than this set point
Accuracy
(Rated Range)
Functional
Reporting
Range
Default
Value
±5% (LL – HL)
130 – 435V
100%
±5% (LL – HL)
130 – 435V
100%
±5% (LL – HL)
130 – 260V
100%
HI-Side Overvoltage
Protection Limit
(55h) VIN_OV_FAULT_LIMIT
HI-Side Overvoltage
Warning Limit
(57h) VIN_OV_WARN_LIMIT
HI-Side Undervoltage
Protection Limit
(D7h) DISABLE_FAULTS
HI-Side Overcurrent
Protection Limit
(5Bh) IIN_OC_FAULT_LIMIT
±20% (10 – 20% of FL)
±5% (20 – 133% of FL)
0 – 5.625A
100%
HI-Side Overcurrent
Warning Limit
(5Dh) IIN_OC_WARN_LIMIT
±20% (10 – 20% of FL)
±5% (20 – 133% of FL)
0 – 5.625A
100%
Can only be disabled to a preset
default value
Overtemperature
Protection Limit
(4Fh) OT_FAULT_LIMIT
Internal temperature
±7°C (Full Range)
0 – 125°C
100%
Overtemperature
Warning Limit
(51h) OT_WARN_LIMIT
Internal temperature
±7°C (Full Range)
0 – 125°C
100%
±50µs
0 – 100ms
0ms
Turn-On Delay
(60h) TON_DELAY
Additional time delay to the
undervoltage start-up delay
BCM® in a VIA™ Package
Rev 1.9
Page 10 of 43 08/2020
BCM4414xD1E5135yzz
Signal Characteristics
Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of
–40°C ≤ TCASE ≤ 100°C (T-Grade); all other specifications are at TCASE = 25ºC unless otherwise noted. Please note: For chassis mount model, Vicor part
number 42550 will be needed for applications requiring the use of the signal pins. Signal cable 42550 is rated up to five insertions and extractions.
To avoid unnecessary stress on the connector, the cable should be appropriately strain relieved.
EXT. BIAS (VDDB) Pin
• VDDB powers the internal controller.
• VDDB needs to be applied to enable and disable the BCM through PMBus® control (using OPERATION COMMAND), and to adjust warning and
protection thresholds.
• VDDB voltage not required for telemetry; however, if VDDB is not applied, telemetry information will be lost when VIN is removed.
Signal Type
State
Regular
Operation
INPUT
Start Up
Attribute
Symbol
VDDB Voltage
VVDDB
VDDB Current Consumption
IVDDB
Conditions / Notes
Min
Typ
Max
Unit
4.5
5
9
V
50
mA
Inrush Current Peak
IVDDB_INR
VVDDB slew rate = 1V/µs
3.5
A
Turn-On Time
tVDDB_ON
From VVDDB_MIN to PMBus active
1.5
ms
SGND Pin
• All PMBus interface signals (SCL, SDA, ADDR) are referenced to SGND pin.
• SGND pin also serves as return pin (ground pin) for VDDB.
• Keep SGND signal separated from the low-voltage side power return terminal (–LO) in electrical design.
Address (ADDR) Pin
• This pin programs the address using a resistor between ADDR pin and signal ground.
• The address is sampled during start up and is stored until power is reset. This pin programs only a Fixed and Persistent address.
• This pin has an internal 10kΩ pullup resistor to 3.3V.
• 16 addresses are available. The range of each address is 206.25mV (total range for all 16 addresses is 0 – 3.3V).
Signal Type
MULTI‐LEVEL
INPUT
State
Regular
Operation
Start Up
Attribute
Symbol
Conditions / Notes
ADDR Input Voltage
VSADDR
See address section
ADDR Leakage Current
ISADDR
Leakage current
ADDR Registration Time
tSADDR
From VVDDB_MIN
BCM® in a VIA™ Package
Rev 1.9
Page 11 of 43 08/2020
Min
Typ
0
1
Max
Unit
3.3
V
1
µA
ms
BCM4414xD1E5135yzz
Signal Characteristics (Cont.)
Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of
–40°C ≤ TCASE ≤ 100°C (T-Grade); all other specifications are at TCASE = 25ºC unless otherwise noted. Please note: For chassis mount model, Vicor part
number 42550 will be needed for applications requiring the use of the signal pins. Signal cable 42550 is rated up to five insertions and extractions.
To avoid unnecessary stress on the connector, the cable should be appropriately strain relieved.
Serial Clock input (SCL) AND Serial Data (SDA) Pins
• High-power SMBus specification and SMBus physical layer compatible. Note that optional SMBALERT# is not supported.
• PMBus® command compatible.
Signal Type
State
Attribute
Symbol
Conditions / Notes
Min
Typ
Max
Unit
Electrical Parameters
VIH
Input Voltage Threshold
2.1
VIL
0.8
VOH
Output Voltage Threshold
3
VOL
Leakage Current
ILEAK_PIN
Signal Sink Current
ILOAD
Unpowered device
VOL = 0.4V
CI
Signal Noise Immunity
VNOISE_PP
V
V
10
µA
mA
10
10 – 100MHz
300
Idle state = 0Hz
10
V
0.4
4
Total capacitive load of
one device pin
Signal Capacitive Load
V
pF
mV
Timing Parameters
DIGITAL
INPUT/OUTPUT
Regular
Operation
Operating Frequency
FSMB
Free Time Between
Stop and Start Condition
tBUF
Hold Time After Start or
Repeated Start Condition
tHD:STA
Repeat Start Condition
Set-Up Time
tSU:STA
First clock is generated
after this hold time
1.3
µs
0.6
µs
0.6
µs
tSU:STO
0.6
µs
Data Hold Time
tHD:DAT
300
ns
Data Set-Up Time
tSU:DAT
100
ns
Clock Low Time Out
tTIMEOUT
25
Clock Low Period
tLOW
1.3
Clock High Period
tHIGH
0.6
35
ms
µs
50
µs
25
ms
Cumulative Clock Low
Extend Time
tLOW:SEXT
Clock or Data Fall Time
tF
20
300
ns
Clock or Data Rise Time
tR
20
300
ns
tLOW tR
tF
VIH
VIL
tHD,STA
SDA
P
kHz
Stop Condition Set-Up Time
SCL
VIH
VIL
400
tBUF
tHD,DAT
tHIGH
tSU,DAT
S
BCM® in a VIA™ Package
Rev 1.9
Page 12 of 43 08/2020
tSU,STA
tSU,STO
S
P
BCM® in a VIA™ Package
Rev 1.9
Page 13 of 43 08/2020
OUTPUT
INPUT
+VLO
+VHI
VµC_ACTIVE
STARTUP
tHI_UVLO+_DELAY
VHI_UVLO+
VHI_OVLO+
VNOM
OVERVOLTAGE
VHI_UVLO-
VHI_OVLO-
E
T
IA
IT ON
OL
N
V
I
N
ER
RN
ER UR
OV
TU
OL E T
E
E
R
D
D
D
NT SI
SI
SI
HI
CO LO
HI
ON
LIZ
E
AG
OPERATION
COMMAND
CONTROL
OVERCURRENT
tAUTO_RESTART
> tHI_UVLO+_DELAY tLO_OUT_SCP
SHUTDOWN
F
O F ON
T
D
D
N
EN
A
AN
V
M M
E
F
T
M M
OF
RT
UI
C O CO
N
C
TA
R
R
S
N
N
CI
TU
RE
I O IO
RT
A T RAT
DE
DE
I
I
R
O
S
S
E
E
SH
HI
HI
O P OP
BCM4414xD1E5135yzz
Timing Diagram (Forward Direction)
BCM4414xD1E5135yzz
Application Characteristics
20
98.0
18
97.5
Full-Load Efficiency (%)
Power Dissipation (W)
Temperature controlled via pin-side side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the
forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.
16
14
12
10
8
6
4
2
0
260
275
290
305
320
335
350
365
380
395
97.0
96.5
96.0
95.5
95.0
94.5
94.0
–40
410
–20
0
HI-Side Voltage (V)
TCASE:
–40°C
25°C
VHI_DC:
70°C
Figure 4 — No-load power dissipation vs. VHI_DC
72
Power Dissipation (W)
80
97
Efficiency (%)
95
93
91
89
87
85
83
81
0.0
3.5
7.0
400V
16
8
0.0
3.5
7.0
Power Dissipation (W)
Efficiency (%)
93
91
89
87
85
83
81
400V
410V
64
56
48
40
32
24
16
8
0
10.5 14.0 17.5 21.0 24.5 28.0 31.5 35.0
0.0
3.5
7.0
LO-Side Current (A)
Figure 8 — Efficiency at TCASE = 25°C
260V
Figure 7 — Power dissipation at TCASE = –40°C
72
260V
10.5 14.0 17.5 21.0 24.5 28.0 31.5 35.0
LO-Side Current (A)
VHI_DC:
95
VHI_DC:
410V
24
80
7.0
400V
32
97
3.5
260V
40
99
0.0
100
48
410V
Figure 6 — Efficiency at TCASE = –40°C
79
80
56
0
10.5 14.0 17.5 21.0 24.5 28.0 31.5 35.0
260V
60
64
LO-Side Current (A)
VHI_DC:
40
Figure 5 — Full-load efficiency vs. temperature
99
79
20
Case Temperature (ºC)
400V
10.5 14.0 17.5 21.0 24.5 28.0 31.5 35.0
LO-Side Current (A)
410V
VHI_DC:
260V
400V
Figure 9 — Power dissipation at TCASE = 25°C
BCM® in a VIA™ Package
Rev 1.9
Page 14 of 43 08/2020
410V
BCM4414xD1E5135yzz
Application Characteristics (Cont.)
Temperature controlled via pin-side side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the
forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.
80
97
72
Power Dissipation (W)
99
Efficiency (%)
95
93
91
89
87
85
83
81
79
0.0
3.5
7.0
64
56
48
40
32
24
16
8
0
10.5 14.0 17.5 21.0 24.5 28.0 31.5 35.0
0.0
3.5
7.0
LO-Side Current (A)
VHI_DC:
260V
LO-Side Current (A)
400V
410V
VHI_DC:
260V
400V
410V
Figure 11 — Power dissipation at TCASE = 70°C
50
300
45
270
40
LO-Side
Voltage Ripple (mV)
LO-Side Output Resistance (mΩ)
Figure 10 — Efficiency at TCASE = 70°C
35
30
25
20
15
10
5
0
–40
10.5 14.0 17.5 21.0 24.5 28.0 31.5 35.0
240
210
180
150
120
90
60
30
–20
0
20
40
60
80
0
100
ILO_DC:
3.5
7.0
10.5 14.0 17.5 21.0 24.5 28.0 31.5 35.0
VHI_DC:
35A
Figure 12 — RLO vs. temperature; nominal VHI_DC
ILO_DC = 35A at TCASE = 70°C
0.0
LO-Side Current (A)
Case Temperature (ºC)
400V
Figure 13 — VLO_OUT_PP vs. ILO_DC ; no external CLO_OUT_EXT.
Board-mounted module, scope setting:
20MHz analog BW
BCM® in a VIA™ Package
Rev 1.9
Page 15 of 43 08/2020
BCM4414xD1E5135yzz
Application Characteristics (Cont.)
Temperature controlled via pin-side side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the
forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.
Figure 14 — Full-load LO-side voltage ripple, 10µF CHI_IN_EXT;
no external CLO_OUT_EXT. Board-mounted module,
scope setting: 20MHz analog BW
Figure 15 — 0 – 35A transient response:
CHI_IN_EXT = 10µF, no external CLO_OUT_EXT
Figure 16 — 35– 0A transient response:
CHI_IN_EXT = 10µF, no external CLO_OUT_EXT
Figure 17 — Start up from application of VHI_DC = 400V, 25% ILO_DC,
100% CLO_OUT_EXT
Figure 18 — Start up from application of OPERATION COMMAND
with pre-applied VHI_DC = 400V, 25% ILO_DC,
100% CLO_OUT_EXT
BCM® in a VIA™ Package
Rev 1.9
Page 16 of 43 08/2020
BCM4414xD1E5135yzz
General Characteristics
Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of
–40°C ≤ TCASE ≤ 100°C (T-Grade); all other specifications are at TCASE = 25ºC unless otherwise noted.
Attribute
Symbol
Conditions / Notes
Min
Typ
Max
Unit
Mechanical
Length
L
Lug (Chassis) Mount
110.30 [4.34]
110.55 [4.35] 110.80 [4.36]
mm [in]
Length
L
PCB (Board) Mount
112.51 [4.43]
112.76 [4.44] 113.01 [4.45]
mm [in]
Width
W
35.29 [1.39]
35.54 [1.40]
35.79 [1.41]
mm [in]
Height
H
9.019 [0.355]
9.40 [0.37]
9.781 [0.385]
mm [in]
Volume
Vol
Weight
W
Without heatsink
Pin Material
C145 copper
Underplate
Low-stress ductile Nickel
Pin Finish (Gold)
Pin Finish (Tin)
36.93 [2.25]
cm3 [in3]
140.5 [4.96]
g [oz]
50
100
Palladium
0.8
6
Soft Gold
0.12
2
Whisker-resistant matte Tin
200
400
BCM4414xD1E5135yzz (T-Grade)
–40
125
BCM4414xD1E5135yzz (C-Grade)
–20
125
BCM4414xD1E5135yzz (T-Grade),
derating applied, see safe thermal
operating area
–40
100
–20
100
µin
µin
µin
Thermal
Operating Internal Temperature
Operating Case Temperature
TINT
TCASE
Thermal Resistance Pin Side
θINT_PIN_SIDE
Thermal Resistance Housing
θHOU
Thermal Resistance Non-Pin Side
θINT_NON_PIN_SIDE
BCM4414xD1E5135yzz (C-Grade),
derating applied, see safe thermal
operating area
Estimated thermal resistance to
maximum temperature internal
component from isothermal pin/
terminal-side housing
Estimated thermal resistance of thermal
coupling between the pin-side and
non‑pin‑side case surfaces
Estimated thermal resistance to
maximum temperature internal
component from isothermal non-pin/
non-terminal housing
Thermal Capacity
°C
1.2
°C/W
0.63
°C/W
1.4
°C/W
54
Ws/°C
Assembly
Storage Temperature
TST
BCM4414xD1E5135yzz (T-Grade)
–40
125
°C
BCM4414xD1E5135yzz (C-Grade)
–40
125
°C
ESDHBM
Human Body Model,
“ESDA / JEDEC JDS-001-2012” Class I-C
(1kV to < 2kV)
1000
ESDCDM
Charge Device Model,
“JESD 22-C101-E” Class II (200V to
< 500V)
200
ESD Withstand
BCM® in a VIA™ Package
Rev 1.9
Page 17 of 43 08/2020
BCM4414xD1E5135yzz
General Characteristics (Cont.)
Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of
–40°C ≤ TCASE ≤ 100°C (T-Grade); all other specifications are at TCASE = 25ºC unless otherwise noted.
Attribute
Symbol
Conditions / Notes
Min
Typ
Max
Unit
780
940
pF
Safety
Isolation Capacitance
CHI_LO
Unpowered unit
620
Isolation Resistance
RHI_LO
At 500VDC
10
MTBF
MΩ
MIL-HDBK-217Plus Parts Count - 25°C
Ground Benign, Stationary, Indoors /
Computer
3.53
MHrs
Telcordia Issue 2 - Method I Case III;
25°C Ground Benign, Controlled
3.90
MHrs
cTÜVus EN 60950-1
Agency Approvals / Standards
cURus UL 60950-1
CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable
BCM® in a VIA™ Package
Rev 1.9
Page 18 of 43 08/2020
BCM4414xD1E5135yzz
BCM in a VIA Package
ILO
IHI
RLO
+
+
K • ILO
VHI
+
IHI_Q
–
V•I
K
+
K • VHI
VLO
–
–
–
Figure 19 — BCM DC model (Forward Direction)
The BCM uses a high-frequency resonant tank to move energy
from the high-voltage side to the low-voltage side and vice
versa. The resonant LC tank, operated at high frequency, is
amplitude modulated as a function of the HI-side voltage and
the LO-side current. A small amount of capacitance embedded
in the high‑voltage‑side and low-voltage-side stages of the
module is sufficient for full functionality and is key to achieving
high power density.
The effective DC voltage transformer action provides additional
interesting attributes. Assuming that RLO = 0Ω and IHI_Q = 0A,
Equation 3 now becomes Equation 1 and is essentially load
independent, resistor R is now placed in series with VHI.
R
R
The BCM4414xD1E5135yzz can be simplified into the model
shown in Figure 19.
Vin
VHI
+
–
BCM
SAC
1/8
KK==1/32
V
Vout
LO
At no load:
VLO = VHI • K
(1)
Figure 20 — K = 1/8 BCM with series HI-side resistor
K represents the “turns ratio” of the BCM.
Rearranging Equation 1:
K =
VLO
The relationship between VHI and VLO becomes:
In the presence of a load, VLO is represented by:
VLO = VHI • K – ILO • RLO
(3)
and ILO is represented by:
ILO =
VLO = (VHI – IHI • R) • K
(2)
VHI
IHI – IHI_Q
K
(4)
RLO represents the impedance of the BCM and is a function of the
RDS_ON of the HI-side and LO-side MOSFETs, PC board resistance
of HI-side and LO-side boards and the winding resistance of the
power transformer. IHI_Q represents the HI-side quiescent current of
the BCM controller, gate drive circuitry and core losses.
(5)
Substituting the simplified version of Equation 4
(IHI_Q is assumed = 0A) into Equation 5 yields:
VLO = VHI • K – ILO • R • K 2
(6)
This is similar in form to Equation 3, where RLO is used to represent
the characteristic impedance of the BCM. However, in this case a
real resistor, R, on the high-voltage side of the BCM is effectively
scaled by K 2 with respect to the low-voltage side.
Assuming that R = 1Ω, the effective R as seen from the low-voltage
side is 15.6mΩ, with K = 1/8.
BCM® in a VIA™ Package
Rev 1.9
Page 19 of 43 08/2020
BCM4414xD1E5135yzz
A similar exercise can be performed with the addition of a
capacitor or shunt impedance at the high-voltage side of the
BCM. A switch in series with VHI is added to the circuit. This is
depicted in Figure 21.
S
VVin
HI
+
–
BCM
SAC
1/8
KK==1/32
C
VVout
LO
Low impedance is a key requirement for powering a high‑current,
low-voltage load efficiently. A switching regulation stage
should have minimal impedance while simultaneously providing
appropriate filtering for any switched current. The use of a BCM
between the regulation stage and the point-of-load provides a
dual benefit of scaling down series impedance leading back to
the source and scaling up shunt capacitance or energy storage
as a function of its K factor squared. However, these benefits are
not achieved if the series impedance of the BCM is too high. The
impedance of the BCM must be low, i.e., well beyond the crossover
frequency of the system.
A solution for keeping the impedance of the BCM low involves
switching at a high frequency. This enables the use of small
magnetic components because magnetizing currents remain low.
Small magnetics mean small path lengths for turns. Use of low loss
core material at high frequencies also reduces core losses.
Figure 21 — BCM with HI-side capacitor
The two main terms of power loss in the BCM module are:
A change in VHI with the switch closed would result in a change in
capacitor current according to the following equation:
dVHI
IC (t) = C
(7)
dt
(8)
C
K
2
•
dVLO
dt
(10)
Therefore,
substituting Equation 1 and 8 into Equation 7 reveals:
ILO(t) =
n
Resistive loss (PRLO): refers to the power loss across the BCM
module modeled as pure resistive impedance.
PDISSIPATED = PHI_NL + PRLO
Assume that with the capacitor charged to VHI, the switch is
opened and the capacitor is discharged through the idealized
BCM. In this case,
IC = ILO • K
n
No-load power dissipation (PHI_NL): defined as the power used to
power up the module with an enabled powertrain at no load.
(9)
PLO_OUT = PHI_IN – PDISSIPATED = PHI_IN – PHI_NL – PRLO
(11)
The above relations can be combined to calculate the overall
module efficiency:
The equation in terms of the LO side has yielded a K 2 scaling factor
for C, specified in the denominator of the equation.
A K factor less than unity results in an effectively larger capacitance
on the low-voltage side when expressed in terms of the
high‑voltage side. With a K = 1/8 as shown in Figure 21, C = 1µF
would appear as C = 64µF when viewed from the low-voltage side.
η=
=
PLO_OUT
PHI_IN
PHI_IN – PHI_NL – PRLO
PHI_IN
VHI • IHI – PHI_NL – (ILO)2 • RLO
= 1 –
BCM® in a VIA™ Package
Rev 1.9
Page 20 of 43 08/2020
=
VHI • IHI
(
)
PHI_NL + (ILO)2 • RLO
VHI • IHI
(12)
BCM4414xD1E5135yzz
Thermal Considerations
θINT
+
TC_NON_
–
The VIA package provides effective conduction cooling from
either of the two module surfaces. Heat may be removed from
the pin‑side surface, the non-pin-side surface or both. The extent
to which these two surfaces are cooled is a key component for
determining the maximum power that can be processed by a BCM,
as can be seen from the specified thermal operating area in
Figure 1. Since the BCM has a maximum internal temperature
rating, it is necessary to estimate this temperature based on a
system‑level thermal solution. For this purpose, it is helpful to
simplify the thermal solution into a roughly equivalent circuit
where power dissipation is modeled as a current source, isothermal
surface temperatures are represented as voltage sources and the
thermal resistances are represented as resistors. Figure 22 shows
the “thermal circuit” for the BCM in a VIA package.
PIN_SIDE
s
PDISS
s
Figure 23 — Single-sided cooling thermal model
n Double-side cooling: while this option might bring limited
advantage to the module internal components (given the
surface-to-surface coupling provided), it might be appealing
in cases where the external thermal system requires allocating
power to two different elements, such as heat sinks with
independent airflows or a combination of chassis/air cooling.
+
TC_PIN_SIDE
θINT_PIN_SIDE
–
θHOU
θINT_NON_
PDISS
PIN_SIDE
–
TC_NON_
s
Current Sharing
PIN_SIDE
+
The performance of the BCM is based on efficient transfer
of energy through a transformer without the need of closed
loop control. For this reason, the transfer characteristic can be
approximated by an ideal transformer with a positive temperature
coefficient series resistance.
s
Figure 22 — Double-sided cooling thermal model
In this case, the internal power dissipation is PDISS, θINT_PIN_SIDE and
θINT_NON_PIN_SIDE are the thermal resistance characteristics of the
BCM and the pin-side and non-pin-side surface temperatures are
represented as TC_PIN_SIDE and TC_NON_PIN_SIDE. It is interesting to
note that the package itself provides a high degree of thermal
coupling between the pin-side and non-pin-side case surfaces
(represented in the model by the resistor θHOU). This feature enables
two main options regarding thermal designs:
n
Single-side cooling: the model of Figure 22 can be simplified by
calculating the parallel resistor network and using one simple
thermal resistance number and the internal power dissipation
curves; an example for non-pin side-cooling only is shown in
Figure 23.
θINT =
INT_PIN_SIDE
+ θHOU) • θINT_NON_PIN_SIDE
θINT_PIN_SIDE + θHOU + θINT_NON_PIN_SIDE
When multiple BCM modules of a given part number are
connected in an array, they will inherently share the load current
according to the equivalent impedance divider that the system
implements from the power source to the point-of-load. Ensuring
equal current sharing among modules requires that BCM array
impedances be matched.
Some general recommendations to achieve matched array
impedances include:
n
Dedicate common copper planes/wires within the PCB/Chassis
to deliver and return the current to the modules.
n
Provide as symmetric a PCB/Wiring layout as possible
among modules
In this case, θINT can be derived as follows:
(θ
This type of characteristic is close to the impedance characteristic
of a DC power distribution system both in dynamic (AC) behavior
and for steady state (DC) operation.
(13)
For further details see AN:016 Using BCM Bus Converters
in High Power Arrays.
BCM® in a VIA™ Package
Rev 1.9
Page 21 of 43 08/2020
BCM4414xD1E5135yzz
Dielectric Withstand
VHI
ZHI_EQ1
BCM®1
ZLO_EQ1
R0_1
ZHI_EQ2
BCM®2
The chassis of the BCM in a VIA package is required to be
connected to Protective Earth when installed in the end application
and must satisfy the requirements of IEC 60950-1 for
Class I products.
VLO
ZLO_EQ2
R0_2
+ DC
Load
ZHI_EQn
BCM®n
ZLO_EQn
R0_n
Figure 24 — BCM module array
Fuse Selection
In order to provide flexibility in configuring power systems, BCM in
a VIA package modules are not internally fused. Input line fusing
of BCM products is recommended at the system level to provide
thermal protection in case of catastrophic failure.
The fuse shall be selected by closely matching system
requirements with the following characteristics:
n
Current rating
(usually greater than maximum current of BCM module)
n
Maximum voltage rating
(usually greater than the maximum possible input voltage)
n
Ambient temperature
n
Nominal melting I2t
n
Recommend fuse: 10A Littlefuse 505 Series or
10A Littlefuse 487 Series (HI side)
The BCM in a VIA package contains an internal safety approved
isolating component (ChiP) that provides Reinforced Insulation from
high voltage side to low-voltage side. The isolating component is
individually tested for Reinforced Insulation from the high voltage
side to the low-voltage side at 4242VDC prior to final assembly
of the VIA. The Reinforced Insulation can only be tested on the
completed VIA assembly at Basic Insulation values, as specified
in the electric strength Test Procedure noted in clause 5.2.2
of IEC 60950-1.
Test Procedure Note from IEC 60950-1
“For equipment incorporating both REINFORCED INSULATION and
lower grades of insulation, care is taken that the voltage applied
to the REINFORCED INSULATION does not overstress BASIC
INSULATION or SUPPLEMENTARY INSULATION.”
Summary
The final package assembly provides basic insulation from
the high‑voltage side to case, reinforced insulation from the
high‑voltage side to the low-voltage side, and functional
insulation from the low-voltage side to case. The case is required
to be connected to protective earth in the final installation. The
protective earth connection can be accomplished through a
dedicated wiring harness (example: ring terminal clamped by
mounting screw) or surface contact (example: pressure contact on
bare conductive chassis or PCB copper layer with no solder mask).
The construction of the BCM in a VIA package can be summarized
by describing it as a “Class II” component installed in a “Class I”
subassembly. The insulation from the high voltage side to lowvoltage side can only be tested at basic insulation values on the
fully assembled VIA package.
ChiP Isolation
Reverse Operation
BCM modules are capable of reverse power operation. Once the
unit is started, energy will be transferred from the low-voltage
side back to the high voltage side whenever the low side voltage
exceeds VHI • K. The module will continue operation in this fashion
as long as no faults occur.
High voltage side
SELV
The BCM4414xD1E5135yzz has not been qualified for continuous
operation in a reverse power condition. However, fault protections
that help to protect the module in forward operation will also
protect the module in reverse operation.
Transient operation in reverse is expected in cases where there is
significant energy storage on the low-voltage side and transient
voltages appear on the high-voltage side.
Low voltage side
RI
Figure 25 — BCM in a ChiP™ package before final assembly in the
VIA package
BCM® in a VIA™ Package
Rev 1.9
Page 22 of 43 08/2020
BCM4414xD1E5135yzz
VIA BCM Isolation
EMI
Receiver
+HI
+LO
ChiP
High voltage side
Low voltage side
SELV
VIA HI Side Circuit
DC
Power
Supply
VIA LO Side Circuit
-HI
-LO
Screen
Room /
Filters
LISN
LISN
+HI
+LO
Single
VIA BCM
(DUT)
–HI
–LO
Load
RI
BI
PE
FI
Figure 27 — Typical test set up block diagram for
conducted emissions
Hot-Swap
Figure 26 — BCM in a VIA package after final assembly
Filtering
The BCM in a VIA package has built-in single stage EMI filtering
with Hot-Swap circuitry located on the high voltage side. The
integrated EMI filtering consists of a common mode choke,
differential mode capacitors, and Y2 common mode capacitors.
A typical test set-up block diagram for conducted emissions is
shown in Figure 27.
The built-in EMI filtering reduces the Hi-side voltage ripple. External
LO-side filtering can be added as needed, with ceramic capacitance
used as a LO-side bypass for this purpose. The filtering, along with
Hot-Swap circuitry, protects the BCM from overvoltage transients
imposed by a system that would exceed maximum ratings. BCM
Hi‑side and LO-side voltage ranges shall not be exceeded. An
internal overvoltage function prevents operation outside of the
normal operating Hi-side range. However, the BCM is exposed to
the applied voltage even when disabled and must withstand it.
The source response is generally the limiting factor in the
overall system response, given the wide bandwidth of the BCM.
Anomalies in the response of the source will appear at the LO-side
of the module multiplied by its K factor.
Total load capacitance at the LO-side of the BCM shall not exceed
the specified maximum to ensure correct operation in start up.
Due to the wide bandwidth and small LO-side impedance of the
BCM, low frequency bypass capacitance and significant energy
storage may be more densely and efficiently provided by adding
capacitance at the Hi-side of the BCM.
At frequencies less than 500kHz, the BCM appears as an
impedance of RLO between the source and load. Within this
frequency range, capacitance connected at the Hi-side appears as
an effective scaled capacitance on the LO side per the relationship
defined in Equation 14.
This enables a reduction in the size and number of capacitors used
in a typical system.
CLO =
CHI
K2
(14)
Many applications use a power architecture based on a 380VDC
distribution bus. This supply level is emerging as a new standard
for efficient distribution of power through board, rack and chassis
mounted telecom and datacom systems. The interconnection
between the different modules is accomplished with a backplane
and motherboard. Power is commonly provided to the various
module slots via a 380VDC distribution bus.
In the event of a fault, removal of the faulty module from the rack
is relatively easy, provided that the remaining power modules can
support the step increase in load. Plugging in the replacement
module has more potential for problems, as it presents an
uncharged capacitor load and will draw a large inrush current. This
could cause a momentary, but unacceptable interruption or sag
in the backplane power bus if not limited. Additional problems
may arise if ordinary power module connectors are used, since
the connector pins will engage and disengage in a random and
unpredictable sequence during insertion and removal.
Hot-Swap or hot-plug is a highly desirable feature in many
applications, but also results in several issues that must be
addressed in the system design. A number of related phenomena
occur with a live insertion and removal event, including contact
bouncing, arcing between Hi-side connector pins, and large
voltage and current transients. Hot-Swap circuitry in the converter
modules protects the module itself and the rest of the system from
the problems associated with live insertion.
This module provides a high level of integration for DC-DC
converters in 380VDC distribution systems, saving design time
and board space. To allow for maintenance, reconfiguration,
redundancy and system upgrades, the BCM in a VIA package is
designed to address the function of Hot-Swapping at the 380VDC
distribution bus. Hot-Swap circuitry, as shown in Figure 28, uses
an active MOSFET switching device in series with the Hi-side line.
During module insertion, the MOSFET is driven into a resistive state
to limit the inrush current as the input capacitance of the inserted
unit is charged. The MOSFET is fully enhanced once the module’s
Hi-side capacitor has sufficiently charged to minimize losses
during normal operation. Verification of the Hot-Swap circuitry
performance is illustrated through plots of the module’s response
to a live insertion event in Figures 30 and 31.
BCM® in a VIA™ Package
Rev 1.9
Page 23 of 43 08/2020
BCM4414xD1E5135yzz
Hot-Swap Test – Scope Pictures
VHI
of VIA
BCM
VHI of ChiP
BCM
IHI of VIA
BCM
VLO of VIA
BCM
ChiP BCM
Charge
Pump
Hot-swap
Controller
Figure 28 — High-level diagram for 384VDC BCM in a VIA package
showing internal hot-swap circuitry and ChiP BCM
Figure 30 — Hot-swap start up
The BCM in a VIA package provides the opportunity to incorporate
Hot-Swap capabilities into redundant power module arrays.
This allows telecoms and other mission critical applications to
continue operating without interruption even through failure and
replacement of one or more power modules.
Ch1: IHI of BCM#2
Hot-Swap Test – Test circuit and Procedure
Ch4: VHI of internal ChiP BCM#2 shows the soft-start charging the
high-side capacitor.
n
Two parallel BCMs in a VIA package with mercury relay#1 open
Ch2: VLO of BCM#2
Ch3: VHI of BCM#2 shows the fast voltage transient at the
high‑side terminal of BCM#2
n
Close mercury relay#1 and measure inrush current going
into BCM#2
+HI
4000µF
+LO
–HI
Maximum Input
Voltage
Electronic
Load
Max Load
BCM
#1
DC
–LO
Mercury
Relay #1
+HI
+LO
BCM
#2
–HI
–LO
Figure 31 — Expanded time scale version of Figure 30 showing
start up of BCM#2
Figure 29 — Hot-swap test circuit
BCM® in a VIA™ Package
Rev 1.9
Page 24 of 43 08/2020
BCM4414xD1E5135yzz
System Diagram for PMBus® Interface
5V
EXT_BIAS
BCM in a VIA
Package
SCL
SDA
SGND
SCL
SDA
Host
PMBus®
SGND
ADDR
The controller of the BCM in a VIA package is referenced to the low-voltage-side signal ground (SGND).
The BCM in a VIA package provides the Host PMBus system with accurate telemetry monitoring and reporting, threshold and warning limits adjustment, in addition to corresponding status flags. The standalone BCM is periodically polled for status by the host PMBus. Direct communication to the
BCM is enabled by a page command. For example, the page (0x00) prior to a telemetry inquiry points to the controller data and page (0x01) prior to a
telemetry inquiry points to the BCM parameters.
The BCM enables the PMBus compatible host interface with an operating bus speed of up to 400kHz. The BCM follows the PMBus command
structure and specification.
BCM® in a VIA™ Package
Rev 1.9
Page 25 of 43 08/2020
BCM4414xD1E5135yzz
PMBus® Interface
Where:
Refer to “PMBus Power System Management Protocol Specification
Revision 1.2, Part I and II” for complete PMBus specifications details
at http://pmbus.org.
X, is a “real world” value in units (A, V, °C, s)
Y, is a two’s complement integer received from the BCM controller
m, b and R are two’s complement integers defined as follows:
Device Address
Command
The PMBus address (ADDR Pin) should be set to one of the
predetermined 16 possible addresses shown in the table below
using a resistor between the ADDR pin and SGND pin.
The BCM accepts only a fixed and persistent address and does not
support SMBus address resolution protocol. At initial power up, the
BCM controller will sample the address pin voltage and will keep
this address until device power is removed.
Code
m
R
b
TON_DELAY
60h
1
3
0
READ_VIN
88h
1
1
0
89h
1
3
0
8Bh
1
1
0
READ_IOUT
8Ch
1
2
0
READ_TEMPERATURE_1 [f]
8Dh
1
0
0
READ_POUT
96h
1
0
0
READ_IIN
READ_VOUT
[e]
ID
Child
Address
HEX
Recommended
Resistor R ADDR (Ω)
1
1010 000b
50h
487
MFR_VIN_MIN
A0h
1
0
0
2
1010 001b
51h
1050
MFR_VIN_MAX
A1h
1
0
0
3
1010 010b
52h
1870
MFR_VOUT_MIN
A4h
1
0
0
4
1010 011b
53h
2800
MFR_VOUT_MAX
A5h
1
0
0
5
1010 100b
54h
3920
MFR_IOUT_MAX
A6h
1
0
0
6
1010 101b
55h
5230
MFR_POUT_MAX
A7h
1
0
0
7
1010 110b
56h
6810
READ_K_FACTOR
D1h
65536
0
0
8
1010 111b
57h
8870
READ_BCM_ROUT
D4h
1
5
0
9
1011 000b
58h
11300
10
1011 001b
59h
14700
11
1011 010b
5Ah
19100
12
1011 011b
5Bh
25500
13
1011 100b
5Ch
35700
14
1011 101b
5Dh
53600
15
1011 110b
5Eh
97600
16
1011 111b
5Fh
316000
[e] Default READ LO-side voltage returned when BCM unit is disabled = –300V.
[f]
No special formatting is required when lowering the supervisory
limits and warnings.
Reported DATA Formats
The BCM controller employs a direct data format where all
reported measurements are in Volts, Amperes, Degrees Celsius,
or Seconds. The host uses the following PMBus specification
to interpret received values metric prefixes. Note that the
COEFFICIENTS command is not supported:
X=
(
1
m
)
Default READ Temperature returned when BCM unit is disabled = –273°C.
• (Y • 10-R - b)
BCM® in a VIA™ Package
Rev 1.9
Page 26 of 43 08/2020
BCM4414xD1E5135yzz
Supported Command List
Default Data Content
Data Bytes
PAGE
Command
Code
00h
Access BCM stored information
Function
00h
1
OPERATION
01h
Turn BCM on or off
80h
1
CLEAR_FAULTS
03h
Clear all faults
N/A
None
CAPABILITY
19h
Controller PMBus® key capabilities set by factory
20h
1
Overtemperature protection
64h
2
OT_FAULT_LIMIT
4Fh [g]
OT_WARN_LIMIT
51h
[g]
Overtemperature warning
64h
2
VIN_OV_FAULT_LIMIT
55h [g]
High-voltage-side overvoltage protection
64h
2
VIN_OV_WARN_LIMIT
57h [g]
High-voltage-side overvoltage warning
64h
2
IIN_OC_FAULT_LIMIT
5Bh [g]
High-voltage-side overcurrent protection
64h
2
IIN_OC_WARN_LIMIT
5Dh
[g]
High-voltage-side overcurrent warning
64h
2
TON_DELAY
60h [g]
Start-up delay in addition to fixed delay
00h
2
STATUS_BYTE
78h
Summary of faults
00h
1
STATUS_WORD
79h
Summary of fault conditions
00h
2
STATUS_IOUT
7Bh
Overcurrent fault status
00h
1
STATUS_INPUT
7Ch
Overvoltage and undervoltage fault status
00h
1
7Dh
Overtemperature and undertemperature
fault status
00h
1
STATUS_CML
7Eh
PMBus communication fault
00h
1
STATUS_MFR_SPECIFIC
80h
Other BCM status indicator
00h
1
READ_VIN
88h
Reads Hi-side voltage
FFFFh
2
READ_IIN
89h
Reads Hi-side current
FFFFh
2
READ_VOUT
8Bh
Reads LO-side voltage
FFFFh
2
READ_IOUT
8Ch
Reads LO-side current
FFFFh
2
READ_TEMPERATURE_1
8Dh
Reads internal temperature
FFFFh
2
READ_POUT
96h
Reads LO-side power
FFFFh
2
PMBUS_REVISION
98h
PMBus compatible revision
22h
1
MFR_ID
99h
BCM controller ID
“VI”
2
MFR_MODEL
9Ah
Internal controller or BCM model
Part Number
18
MFR_REVISION
9Bh
Internal controller or BCM revision
FW and HW revision
18
MFR_LOCATION
9Ch
Internal controller or BCM factory location
“AP”
2
MFR_DATE
9Dh
Internal controller or BCM manufacturing date
MFR_SERIAL
9Eh
Internal controller or BCM serial number
MFR_VIN_MIN
A0h
MFR_VIN_MAX
MFR_VOUT_MIN
STATUS_TEMPERATURE
“YYWW”
4
Serial Number
16
Minimum rated high side voltage
Varies per BCM
2
A1h
Maximum rated high side voltage
Varies per BCM
2
A4h
Minimum rated low side voltage
Varies per BCM
2
MFR_VOUT_MAX
A5h
Maximum rated low side voltage
Varies per BCM
2
MFR_IOUT_MAX
A6h
Maximum rated low side current
Varies per BCM
2
MFR_POUT_MAX
A7h
Maximum rated low side power
Varies per BCM
2
READ_K_FACTOR
D1h
Reads K factor
Varies per BCM
2
READ_BCM_ROUT
D4h
Reads low-voltage side output resistance
Varies per BCM
2
646464646464h
6
00h
2
SET_ALL_THRESHOLDS
D5h [g]
Set supervisory warning and protection thresholds
DISABLE_FAULT
D7h [g]
Disable overvoltage, overcurrent or
undervoltage supervisory faults
[g]
The BCM must be in a disabled state with VHI < VHI_UVLO– and VDDB applied during a write message.
BCM® in a VIA™ Package
Rev 1.9
Page 27 of 43 08/2020
BCM4414xD1E5135yzz
Command Structure Overview
Write Byte protocol:
The Host always initiates PMBus® communication with a START bit. All messages are terminated by the Host with a STOP bit. In a write
message, the parent sends the child device address followed by a write bit. Once the child acknowledges, the parent proceeds with the
command code and then similarly the data byte.
1
7
1
1
S
Child Address
Wr
A
x=0
x=0
S
Start Condition
Sr
Repeated start Condition
8
Command Code
1
8
1
1
A
Data Byte
A
P
x=0
x=0
Rd Read
Wr Write
X
Indicated that field is required to have the value of x
A
Acknowledge (bit may be 0 for an ACK or 1 for a NACK)
P
Stop Condition
From Parent to Child
From Child to Parent
…
Continued next line
Figure 1 — PAGE COMMAND (00h), WRITE BYTE PROTOCOL
Read Byte protocol:
A Read message begins by first sending a Write Command, followed by a REPEATED START Bit and a child Address. After receiving the
READ bit, the BCM controller begins transmission of the Data responding to the Command. Once the Host receives the requested Data, it
terminates the message with a NACK preceding a stop condition signifying the end of a read transfer.
1
7
1
1
S
Child Address
Wr
A
x=0
x=0
8
Command Code
1
1
7
A Sr Child Address
x=0
1
1
Rd
A
x=1
x=0
Figure 2 — ON_OFF_CONFIG COMMAND (02h), READ BYTE PROTOCOL
BCM® in a VIA™ Package
Rev 1.9
Page 28 of 43 08/2020
8
Data Byte
1
1
A
P
x=1
BCM4414xD1E5135yzz
Write Word protocol:
When transmitting a word, the lowest order byte leads the highest order byte. Furthermore, when transmitting a Byte, the least significant
bit (LSB) is sent last. Refer to System Management Bus (SMBus) specification version 2.0 for more details.
Note: Extended command and Packet Error Checking Protocols are not supported.
1
7
1
1
S
Child Address
Wr
A
x=0
x=0
8
1
8
A
Command Code
1
Data Byte Low
x=0
8
A
Data Byte High
x=0
1
1
A
P
x=0
Figure 3 — TON_DELAY COMMAND (D6h)_WRITE WORD PROTOCOL
Read Word protocol:
1
7
1
1
S
Child Address
Wr
A
x=0
x=0
8
1
Command Code
1
7
A Sr Child Address
x=0
1
1
Rd
A
x=1
x=0
8
1
Data Byte Low
A
x=0
Figure 4 — MFR_VIN_MIN COMMAND (88h)_READ WORD PROTOCOL
Write Block protocol:
1
7
1
1
S
Child Address
Wr
A
x=0
x=0
8
Data Byte 2
1
A
x=0
...
...
...
8
1
8
Byte Count = N
A
Command Code
x=0
8
Data Byte N
1
A
8
Data Byte 1
x=0
1
1
A
P
x=0
Figure 5 — SET_ALL_THRESHOLDS COMMAND (D5h)_WRITE BLOCK PROTOCOL
BCM® in a VIA™ Package
Rev 1.9
Page 29 of 43 08/2020
1
A
x=0
...
8
Data Byte High
1
1
A
P
x=1
BCM4414xD1E5135yzz
Read Block protocol:
1
7
1
1
S
Child Address
Wr
A
x=0
x=0
1
8
Data Byte 1
8
1
7
x=0
8
A
1
A Sr Child Address
Command Code
1
Data Byte 2
A
x=0
x=0
...
...
...
8
Data Byte N
1
1
Rd
A
x=1
x=0
1
1
A
P
8
1
Data Byte = N
A
x=0
x=1
Figure 6 — SET_ALL_THRESHOLDS COMMAND (D5h)_READ BLOCK PROTOCOL
Write Group Command protocol:
Note that only one command per device is allowed in a group command.
1
7
1
1
S
Child Address
Wr
A
Command Code
A
First Device
x=0
x=0
First Command
x=0
1
7
Sr Child Address
Second Device
1
7
Sr Child Address
Nth Device
8
8
1
1
1
Wr
A
Command Code
A
x=0
x=0
Second Command
x=0
8
8
Data Byte Low
1
1
1
Wr
A
Command Code
A
x=0
x=0
Nth Command
x=0
8
Data Byte Low
1
8
Data Byte Low
1
8
1
A
Data Byte High
A
x=0
One or more Data Bytes
x=0
1
8
1
A
Data Byte High
A
x=0
One or more Data Bytes
x=0
1
8
Data Byte High
A
x=0
One or more Data Bytes
x=0
BCM® in a VIA™ Package
Rev 1.9
Page 30 of 43 08/2020
...
1
A
Figure 7 — DISABLE_FAULT COMMAND (D7h)_WRITE
...
P
...
BCM4414xD1E5135yzz
Supported Commands Transaction Type
Page Command (00h)
A direct communication to the BCM controller and a simulated
communication to non-PMBus® devices is enabled by a page
command. Supported command access privileges with a
pre‑selected PAGE are defined in the following table. Deviation
from this table generates a communication error in
STATUS_CML register.
The page command data byte of 00h prior to a command call
will address the controller specific data and a page data byte of
01h would broadcast to the BCM. The value of the Data Byte
corresponds to the pin name trailing number with the exception
of 00h and FFh.
Command
Code
Data Byte
PAGE Data Byte
Access Type
00h
01h
Description
00h
BCM controller
01h
BCM
PAGE
00h
R/W
R/W
OPERATION
01h
R
R/W
CLEAR_FAULTS
03h
W
W
CAPABILITY
19h
R
OT_FAULT_LIMIT
4Fh
R/W
OT_WARN_LIMIT
51h
R/W
VIN_OV_FAULT_LIMIT
55h
R/W
VIN_OV_WARN_LIMIT
57h
R/W
IIN_OC_FAULT_LIMIT
5Bh
R/W
IIN_OC_WARN_LIMIT
5Dh
R/W
TON_DELAY
60h
R/W
STATUS_BYTE
78h
R/W
R
STATUS_WORD
79h
R
R
STATUS_IOUT
7Bh
R
R/W
STATUS_INPUT
7Ch
R
R/W
7
6
5
4
3
2
1
0
STATUS_TEMPERATURE
7Dh
R
R/W
1
0
0
0
0
0
0
0
STATUS_CML
7Eh
R/W
STATUS_MFR_SPECIFIC
80h
R
READ_VIN
88h
READ_IIN
89h
The OPERATION command can be used to turn on and off
the connected BCM.
If synchronous start up is required in the system, it is recommended
to use the command from host PMBus in order to achieve
simultaneous array start up.
Unit is On when asserted (default)
Reserved
b
R/W
R
R
OPERATION Command (01h)
R
READ_VOUT
8Bh
READ_IOUT
8Ch
R
R
R
READ_TEMPERATURE_1
8Dh
R
R
READ_POUT
96h
R
R
PMBUS_REVISION
98h
R
MFR_ID
99h
R
MFR_MODEL
9Ah
R
R
MFR_REVISION
9Bh
R
R
MFR_LOCATION
9Ch
R
R
MFR_DATE
9Dh
R
R
MFR_SERIAL
9Eh
R
R
MFR_VIN_MIN
A0h
R
R
MFR_VIN_MAX
A1h
R
R
MFR_VOUT_MIN
A4h
R
R
MFR_VOUT_MAX
A5h
R
R
MFR_IOUT_MAX
A6h
R
R
MFR_POUT_MAX
A7h
R
R
READ_K_FACTOR
D1h
READ_BCM_ROUT
D4h
R
SET_ALL_THRESHOLDS
D5h
R/W
DISABLE_FAULT
D7h
R/W
This command accepts only two data values: 00h and 80h. If any
other value is sent the command will be rejected and a CML Data
error will result.
R
BCM® in a VIA™ Package
Rev 1.9
Page 31 of 43 08/2020
BCM4414xD1E5135yzz
CLEAR_FAULTS Command (03h)
This command clears all status bits that have been previously set.
Persistent or active faults are re-asserted again once cleared. All
faults are latched once asserted in the BCM controller. Registered
faults will not be cleared when shutting down the BCM powertrain
by recycling the BCM high side voltage or sending the
OPERATION command.
CAPABILITY Command (19h)
The VIN_UV_WARN_LIMIT (58h) and VIN_UV_FAULT_LIMIT
(59h) are set by the factory and cannot be changed by the host.
However, a host can disable the undervoltage setting using the
DISABLE_FAULT COMMAND (D7h).
All FAULT_RESPONSE commands are unsupported. The BCM
powertrain supervisory limits and powertrain protection will behave
as described in the Electrical Specifications. In general, once a fault
is detected, the BCM powertrain will shut down and attempt to
auto-restart after a predetermined delay.
TON_DELAY Command (60h)
Packet Error Checking is not supported
Maximum supported bus speed is 400kHz
The Device does not have SMBALERT# pin and does
not support the SMBus Alert Response protocol
The value of this register word is set in non-volatile memory and
can only be written when the BCM is disabled.
The maximum possible delay is 100ms. Default value is set
to (00h). The reported value can be interpreted using the
following equation.
Reserved
TON_DELAYACTUAL = tREPORTED • 10 -3(s)
7
6
5
4
3
2
1
0
0
0
1
0
0
0
0
0
b
The BCM controller returns a default value of 20h. This value
indicates that the PMBus® frequency supported is up to 400kHz
and that both Packet Error Checking (PEC) and SMBALERT# are
not supported.
Staggering start up in an array is possible with the TON_DELAY
Command. This delay will be in addition to any start up delay
inherent in the BCM module. For example: start up delay from
application of VHI is typically 20ms. When TON_DELAY is greater
than zero, the set delay will be added to it.
OT_FAULT_LIMIT Command (4Fh),
OT_WARN_ LIMIT Command (51h),
VIN_OV_FAULT_ LIMIT Command (55h),
VIN_OV_WARN_ LIMIT Command (57h),
IIN_OC_FAULT_ LIMIT Command (5Bh),
IIN_OC_WARN_ LIMIT Command (5Dh)
The values of these registers are set in non-volatile memory and
can only be written when the BCM is disabled.
The values of the above mentioned faults and warnings are set by
default to 100% of the respective BCM model supervisory limits.
However, these limits can be set to a lower value. For example: In
order for a limit percentage to be set to 80%, one would send a
write command with a (50h) Data Word.
Any values outside the range of (00h – 64h) sent by a host will be
rejected, will not override the currently stored value and will set the
Unsupported Data bit in STATUS_CML.
The SET_ALL_THRESHOLDS COMMAND (D5h) combines in one
block overtemperature fault and warning limits, VHI overvoltage
fault and warning limits as well as ILO overcurrent fault and warning
limits. A delay prior to a read command of up to 200ms following a
write of new value is required.
BCM® in a VIA™ Package
Rev 1.9
Page 32 of 43 08/2020
BCM4414xD1E5135yzz
STATUS_BYTE (78h) and STATUS_WORD (79h)
STATUS_WORD
High Byte
Low Byte
STATUS_BYTE
UNIT IS BUSY
Not Supported: UNKNOWN FAULT OR WARNING
UNIT IS OFF
Not Supported: OTHER
Not Supported: FAN FAULT OR WARNING
Not Supported: VOUT_OV_FAULT
POWER_GOOD Negated*
IOUT_OC_FAULT
VIN_UV_FAULT
STATUS_MFR_SPECIFIC
TEMPERATURE FAULT OR WARNING
INPUT FAULT OR WARNING
PMBusTM COMMUNICATION EVENT
IOUT/POUT FAULT OR WARNING
Not Supported: VOUT FAULT OR WARNING
NONE OF THE ABOVE
7
6
5
4
3
2
1
0
7
0
1
1
1
1
0
0
0
1
6
1
5
0
4
1
3
2
1
1
1
0
1
0
b
* equal to POWER_GOOD#
All fault or warning flags, if set, will remain asserted until
cleared by the host or once the BCM and VDDB power is
removed. This includes undervoltage fault, overvoltage fault,
overvoltage warning, overcurrent warning, overtemperature
fault, overtemperature warning, undertemperature fault, reverse
operation, communication faults and analog controller
shutdown fault.
If the BCM controller is powered through VDDB, it will retain the
last telemetry data and this information will be available to the user
via a PMBus Status request. This is in agreement with the PMBus
standard, which requires that status bits remain set until specifically
cleared. Note that in the case where the BCM VHI is lost, the status
will always indicate an undervoltage fault, in addition to any other
fault that occurred.
Asserted status bits in all status registers, with the exception of
STATUS_WORD and STATUS_BYTE, can be individually cleared.
This is done by sending a data byte with one in the bit position
corresponding to the intended warning or fault to be cleared. Refer
to the PMBus® Power System Management Protocol Specification –
Part II – Revision 1.2 for details.
NONE OF THE ABOVE bit will be asserted if either the
STATUS_MFR_SPECIFIC (80h) or the High Byte of the
STATUS WORD is set.
STATUS_IOUT (7Bh)
The POWER_GOOD# bit reflects the state of the device and does
not reflect the state of the POWER_GOOD# signal limits. The
POWER_GOOD_ON COMMAND (5Eh) and POWER_GOOD_OFF
COMMAND (5Fh) are not supported. The POWER_GOOD# bit is
set, when the BCM is not in the active state, to indicate that the
powertrain is inactive and not switching. The POWER_GOOD#
bit is cleared, when the BCM is in the active state, 5ms after the
powertrain is activated allowing for soft start to elapse.
POWER_ GOOD# and OFF bits cannot be cleared as they always
reflect the current state of the device.
IOUT_OC_FAULT
Not Supported: IOUT_OC_LV_FAULT
IOUT_OC_WARNING
Not Supported: IOUT_UC_FAULT
Not Supported: Current Share Fault
Not Supported: In Power Limiting Mode
Not Supported: POUT_OP_FAULT
Not Supported: POUT_OP_WARNING
The Busy bit can be cleared using CLEAR_ALL Command (03h) or
by writing either data value (40h, 80h) to PAGE (00h) using the
STATUS_BYTE (78h).
Fault reporting, such as SMBALERT# signal output, and host
notification by temporarily acquiring bus parent status is
not supported.
7
6
5
4
3
2
1
0
1
0
0
1
0
0
0
0
b
Unsupported bits are indicated above. A one indicates a fault.
BCM® in a VIA™ Package
Rev 1.9
Page 33 of 43 08/2020
BCM4414xD1E5135yzz
STATUS_INPUT (7Ch)
The STATUS_CML data byte will be asserted when an unsupported
PMBus® command or data or other communication fault occurs.
VIN_OV_FAULT
STATUS_MFR_SPECIFIC (80h)
VIN_OV_WARNING
Not Supported: VIN_UV_WARNING
VIN_UV_FAULT
Reserved
Not Supported: Unit Off For Insufficient
Input Voltage
PAGE Data Byte = (01h)
Reserved
Reserved
Not Supported: IIN_OC_FAULT
Reserved
Not Supported: IIN_OC_WARNING
Reserved
Not Supported: PIN_OP_WARNING
BCM UART CML
7
6
5
4
3
2
1
0
1
1
0
1
0
0
0
0
Hardware Protections Shutdown Fault
b
BCM Reverse Operation
Unsupported bits are indicated above. A one indicates a fault.
STATUS_TEMPERATURE (7Dh)
7
6
5
4
3
2
1
0
0
0
0
0
0
1
1
1
b
The reverse operation bit, if asserted, indicates that the BCM is
processing current in reverse. Reverse current reported value is
not supported.
OT_FAULT
OT_WARNING
Not Supported: UT_WARNING
UT_FAULT
Reserved
Reserved
Reserved
Reserved
7
6
5
4
3
2
1
0
1
1
0
1
0
0
0
0
The BCM has hardware protections and supervisory limits. The
hardware protections provide an additional layer of protection and
has the fastest response time. The Hardware Protections Shutdown
Fault, when asserted, indicates that at least one of the powertrain
protection faults is triggered. This fault will also be asserted if
a disabled fault event occurs after asserting any bit using the
DISABLE_FAULTS COMMAND.
The BCM UART is designed to operate with the controller UART.
If the BCM UART CML is asserted, it may indicate a hardware or
connection issue between both devices.
b
Reserved
Unsupported bits are indicated above. A one indicates a fault.
PAGE Data Byte = (00h)
Reserved
Reserved
STATUS_CML (7Eh)
BCM at PAGE (01h) is present
Reserved
Invalid Or Unsupported Command Received
BCM UART CML
Invalid Or Unsupported Data Received
Hardware Protections Shutdown Fault
Not Supported: Packet Error Check Failed
BCM Reverse Operation
Not Supported: Memory Fault Detected
Not Supported: Processor Fault Detected
Reserved
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
b
Other Communication Faults
Not Supported: Other Memory Or Logic
Fault
7
6
5
4
3
2
1
0
1
1
0
0
0
0
1
0
b
Unsupported bits are indicated above. A one indicates a fault.
When the PAGE COMMAND (00h) data byte is equal to (00h),
the BCM Reverse operation, Analog Controller Shutdown Fault,
and BCM UART CML bit will return the result of the active BCM.
The BCM UART CML will also be asserted if the active BCM
stops responding. The BCM must communicate at least once
to the internal controller in order to trigger this FAULT.
The BCM UART CML can be cleared using the PAGE (00h)
CLEAR_FAULTS (03h) Command.
BCM® in a VIA™ Package
Rev 1.9
Page 34 of 43 08/2020
BCM4414xD1E5135yzz
READ_VIN Command (88h)
READ_POUT Command (96h)
If PAGE data byte is equal to (01h), command will return the BCM’s
Hi-side voltage in the following format:
If PAGE data byte is equal to (01h), command will return the BCM’s
LO-side power in the following format:
PLO_ACTUAL = PLO_REPORTED (W)
VHI_ACTUAL = VHI_REPORTED • 10 -1(V)
READ_IIN Command (89h)
If PAGE data byte is equal to (01h), command will return the BCM’s
IHI_ACTUAL = IHI_REPORTED • 10 -3(A)
Hi-side current in the following format:
If PAGE data byte is equal (00h), command will also return the
BCM’s Hi-side current.
READ_VOUT Command (8Bh)
If PAGE data byte is equal to (01h), command will return the BCM’s
LO-side voltage in the following format:
VLO_ACTUAL = VLO_REPORTED • 10 -1(V)
If PAGE data byte is equal to (00h) command will also return the
BCM’s LO-side power.
MFR_VIN_MIN Command (A0h),
MFR_VIN_MAX Command (A1h),
MFR_VOUT_MIN Command (A4h),
MFR_VOUT_MAX Command (A5h),
MFR_IOUT_MAX Command (A6h),
MFR_POUT_MAX Command (A7h)
These values are set by the factory and indicate the device
Hi‑side/LO-side voltage and LO-side current range and LO-side
power capacity.
If the PAGE data byte is equal to (00h – 01h), commands will report
the rated BCM Hi-side voltage minimum and maximum in Volts,
LO-side voltage minimum and maximum in Volts, LO-side current
maximum in Amperes and LO-side power maximum in Watts.
READ_IOUT Command (8Ch)
If PAGE data byte is equal to (01h), command will also return the
BCM’s LO-side current in the following format:
ILO_ACTUAL = ILO_REPORTED • 10 -2(A)
If PAGE data byte is equal (00h), command will return the BCM’s
LO-side current.
READ_TEMPERATURE_1 Command (8Dh)
If PAGE data byte is equal to (01h), command will return the BCM’s
temperature in the following format:
TACTUAL = ±TREPORTED (°C)
If PAGE data byte is equal (00h), command will also return the
BCM’s temperature.
BCM® in a VIA™ Package
Rev 1.9
Page 35 of 43 08/2020
BCM4414xD1E5135yzz
READ_K_FACTOR Command (D1h)
DISABLE_FAULT Command (D7h)
If PAGE data byte is equal to (01h), command will return the BCM’s
K factor in the following format:
DISABLE_FAULT
MSB
LSB
K_FACTORACTUAL = K_FACTORREPORTED • 2 (V/V)
-16
Reserved
Reserved
Reserved
Reserved
IOUT_OC_FAULT
Reserved
The K factor is defined in a BCM to represent the ratio of the
transformer winding and hence is equal to VLO / VHI.
Reserved
IOUT_OC_FAULT_ LIMIT
VIN_OV_WARN_ LIMIT
VIN_OV_FAULT_ LIMIT
OT_WARN_LIMIT
5
4
3
2
1
Reserved
7
6
5
4
3
2
1
0
0
1
0
0
0
0
0
0
7
0
6
0
5
1
4
0
3
1
2
0
1
0
0
0
b
Unsupported bits are indicated above. A one indicates that the
supervisory fault associated with the asserted bit is disabled.
The values of this register block are set in non-volatile memory and
can only be written when the BCM is disabled.
This command allows the host to disable the supervisory faults
and respective statuses. It does not disable the powertrain analog
protections or warnings with respect to the set limits in the
SET_ALL_THRESHOLDS Command.
The Hi-side undervoltage can only be disabled to a pre-set low
limit as specified in the Monitored Telemetry Functional
Reporting Range.
OT_FAULT_LIMIT
0
64 64 64 64 64 64
Reserved
Reserved
BCM_RLO_ACTUAL = BCM_RLO_REPORTED • 10 -5(Ω)
IOUT_OC_WARN_ LIMIT
Reserved
VIN_UV_FAULT
If PAGE data byte is equal to (01h), command will return the BCM’s
LO-side resistance in the following format:
SET_ALL_THRESHOLDS_BLOCK (6 Bytes)
VIN_OV_FAULT
Reserved
READ_BCM_ROUT Command (D4h)
SET_ALL_THRESHOLDS Command (D5h)
Reserved
Reserved
h
The values of this register block are set in non-volatile memory and
can only be written when the BCM is disabled.
This command provides a convenient way to configure all of the
limits, or any combination of limits described previously using
one command.
VHI overvoltage, overcurrent and overtemperature values are all set
to 100% of the specified supervisory limits by default and can only
be set to a lower percentage.
To leave a particular threshold unchanged, set the corresponding
threshold data byte to a value greater than (64h).
BCM® in a VIA™ Package
Rev 1.9
Page 36 of 43 08/2020
BCM4414xD1E5135yzz
The BCM Controller Implementation vs.
PMBus® Specification Rev 1.2
3. The unsupported PMBus command code response as
described in the Fault Management and Reporting:
The BCM controller is an I2C™ compliant, SMBus™ compatible
device and PMBus command compliant device. This section denotes
some deviation, perceived as differences from the PMBus Part I and
Part II specification Rev 1.2.
n Deviations from the PMBus specification:
a. PMBus section 10.2.5.3, exceptions
• The busy bit of the STATUS_BYTE as implemented can
be cleared (80h). In order to maintain compatibility with
the specification, (40h) can also be used.
1. The PMBus interface meets all Part I and II PMBus specification
requirements with the following differences to the
transport requirement.
n Manufacturer Implementation of the PMBus Spec
a. PMBus section 10.5, setting the response to a detected
fault condition
Unmet DC parameter Implementation vs SMBus™ spec
Symbol
Parameter
[b]
SMBus
Rev 2.0
• All powertrain responses are pre-set and cannot be
changed.
Units
Min
Max
Min
Max
VIL [a]
Input Low Voltage
-
0.99
-
0.8
VIH [a]
Input High Voltage
2.31
-
2.1
VVDD_IN
V
10
22
-
±5
µA
ILEAK_PIN [b] Input Leakage per Pin
[a]
PMBus
Interface
b. PMBus section 10.6, reporting faults and warnings
to the Host.
V
• SMBALERT# signal and Direct PMBus Device to Host
Communication are not supported. However, the
PMBus interface will set the corresponding fault status
bits and will wait for the host to poll.
VVDD_IN = 3.3V
VBUS = 5V
c. PMBus section 10.7, clearing a shutdown due to a fault
2. The BCM accepts 38 PMBus command codes.
Implemented commands execute functions as described in the
PMBus specification.
n Deviations from the PMBus specification:
• There is no RESET pin or EN pin in the BCM.
Cycling power to the BCM will not clear a BCM
Shutdown. The BCM will clear itself once the fault
condition is removed.
a. Section 15, fault related commands
d. PMBus Section 10.8.1, corrupted data transmission faults:
• The Limits and Warnings unit is implemented as a
percentage (%) range from decimal (0 – 100)
of the factory set limits.
• Packet error checking is not supported.
Data Transmission Faults Implementation
This section describes data transmission faults as implemented in the BCM controller.
Response to Host
Section
Description
NAK
FFh
STATUS_BYTE
STATUS_CML
CML
Other Fault
10.8.1
Corrupted data
10.8.2
Sending too few bits
X
X
10.8.3
Reading too few bits
X
X
10.8.4
Host sends or reads too
few bytes
X
X
10.8.5
Host sends too many
bytes
10.8.6
Reading too many bytes
10.8.7
Device busy
Unsupported
Data
Notes
No response; PEC not supported
X
X
X
X
X
X
BCM® in a VIA™ Package
Rev 1.9
Page 37 of 43 08/2020
X
X
Device will ACK own address
BUSY bit in STATUS_BYTE even if
STATUS_WORD is set
BCM4414xD1E5135yzz
Data Content Faults Implementation
This section describes data content fault as implemented in the BCM controller.
Response
Section
Description
to Host
STATUS_BYTE
STATUS_CML
NAK
CML
Other
Fault
X
Unsupported
Command
Unsupported
Data
10.9.1
Improperly set read bit in
the address byte
X
X
10.9.2
Unsupported
command code
X
X
10.9.3
Invalid or
unsupported data
X
X
10.9.4
Data out of range
X
X
10.9.5
Reserved bits
BCM® in a VIA™ Package
Rev 1.9
Page 38 of 43 08/2020
Notes
X
No response; not a fault
BCM® in a VIA™ Package
Rev 1.9
Page 39 of 43 08/2020
DIM 'B'
1.718 [43.625]
1.757 [44.625]
1.02 [25.96]
1.02 [25.96]
1.61 [40.93]
1.61 [40.93]
1.61 [40.93]
1.61 [40.93]
1.61 [40.93]
2.17 [55.12]
3814 BCM –OUT RETURN TO CASE
4414 BCM
4414 BCM –OUT RETURN TO CASE
4414 UHV BCM
4414 PFM
4414 PFM 3kV
4914 PFM
1.757 [44.625]
1.658 [42.110]
1.277 [32.430]
1.757 [44.625]
1.277 [32.430]
1.277 [32.430]
1.150 [29.200]
1.61 [40.93]
3714 DCM
3814 NBM –OUT RETURN TO CASE
DIM ‘B’
.788 [20.005]
DIM ‘A’
1.61 [40.93]
.010 [.254]
4.91 [124.75]
4.35 [110.55]
4.35 [110.55]
4.35 [110.55]
4.35 [110.55]
4.35 [110.55]
3.76 [95.59]
3.76 [95.59]
3.75 [95.13]
3.38 [85.93]
DIM ‘C’
DIM 'C'
86(7PP@
127(6
4.91 [124.75]
4.35 [110.55]
4.35 [110.55]
4.35 [110.55]
4.35 [110.55]
3.75 [95.13]
3.38 [85.93]
DIM 'G'
4.780 [121.430]
4.221 [107.206]
4.221 [107.206]
4.221 [107.206]
4.221 [107.206]
3.613 [91.781]
3.251 [82.586]
BCM4414xD1E5135yzz
BCM in VIA Package PCB (Board) Mount Package Mechanical Drawing
BCM® in a VIA™ Package
Rev 1.9
Page 41 of 43 08/2020
1.61 [40.93]
1.61 [40.93]
1.65 [41.93]
1.61 [40.93]
1.61 [40.93]
2.17 [55.12]
4414 BCM
4414 UHV BCM
4414 PFM
4414 PFM 3kV
4914 PFM
3414 DCM
3714 DCM
DIM 'A'
1.61 [40.93]
PRODUCT
DIM 'B'
1.757 [44.625]
1.658 [42.110]
1.757 [44.625]
1.718 [43.625]
1.757 [44.625]
1.150 [29.200]
.788 [20.005]
1
2
DIM 'C'
4.91 [124.75]
4.35 [110.55]
4.35 [110.55]
4.35 [110.55]
4.35 [110.55]
3.75 [95.13]
3.38 [85.93]
DIM 'D'
4.517 [114.741]
3.957 [100.517]
3.957 [100.517]
3.957 [100.517]
3.957 [100.517]
3.350 [85.092]
2.988 [75.897]
DIM 'E'
5.00 [126.96]
4.44 [112.76]
4.44 [112.76]
4.44 [112.76]
4.44 [112.76]
3.83 [97.34]
3.47 [88.14]
1.999 [50.777]
1.439 [36.554]
1.439 [36.554]
1.479 [37.554]
1.439 [36.554]
1.439 [36.554]
1.439 [36.554]
DIM 'F'
4.780 [121.430]
4.221 [107.206]
4.221 [107.206]
4.221 [107.206]
4.221 [107.206]
3.613 [91.781]
3.251 [82.586]
DIM 'G'
RECOMMENED HOLE PATTERN
10
11
12
13
9
DETAIL A
5
6
7
8
3
4
SEE DETAIL 'A'
6HH3LQ&RQILJXUDWLRQDQG3LQ'HVFULSWLRQVHFWLRQVIRUSLQGHVLJQDWLRQV
8QOHVVRWKHUZLVHVSHFLILHGGLPHQVLRQVDUH,QFK>PP@
127(6
BCM4414xD1E5135yzz
BCM in VIA Package PCB (Board) Mount Package Recommended Hole Pattern
BCM4414xD1E5135yzz
Revision History
Revision
Date
Description
1.0
03/3/16
Initial release
n/a
1.1
05/2/16
New Power Pin Nomenclature
All
1.2
06/17/16
Notes update
1.3
08/01/16
Charts format update
1.4
09/26/16
Value of R correction for READ_BCM_ROUT
1.5
12/13/16
Content improvements
Pin Finish Update
PMBus Supported Commands update
All
17
26 – 37
1.6
03/23/17
Package drawing update
39 – 41
1.7
01/16/18
Updated hi side voltage initialization threshold
Updated monitored telemetry technical information and lo side current spec
Updated mechanical drawings
6
10
38 – 40
1.8
08/17/18
Updated mechanical drawings
40 – 41
1.9
08/06/20
Updated terminology
BCM® in a VIA™ Package
Rev 1.9
Page 42 of 43 08/2020
Page Number(s)
2, 3, 10
13, 14, 15
25
26, 28, 29, 30, 33
BCM4414xD1E5135yzz
Vicor’s comprehensive line of power solutions includes high density AC-DC and DC-DC modules and
accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom
power systems.
Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor
makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves
the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by
Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies.
Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor’s product warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
Specifications are subject to change without notice.
Visit http://www.vicorpower.com/dc-dc/isolated-fixed-ratio/hv-bus-converter-module for the latest product information.
Vicor’s Standard Terms and Conditions and Product Warranty
All sales are subject to Vicor’s Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor’s webpage
(http://www.vicorpower.com/termsconditionswarranty) or upon request.
Life Support Policy
VICOR’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used
herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and
whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to
result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform
can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms
and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies
Vicor against all liability and damages.
Intellectual Property Notice
Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the
products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property
rights is granted by this document. Interested parties should contact Vicor’s Intellectual Property Department.
The products described on this data sheet are protected by the following U.S. Patents Numbers:
Patents Pending
Contact Us: http://www.vicorpower.com/contact-us
Vicor Corporation
25 Frontage Road
Andover, MA, USA 01810
Tel: 800-735-6200
Fax: 978-475-6715
www.vicorpower.com
email
Customer Service: custserv@vicorpower.com
Technical Support: apps@vicorpower.com
©2018 – 2020 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation.
The PMBus® name, SMIF, Inc. and logo are trademarks of SMIF, Inc.
I2C™ is a trademark of NXP Semiconductor
All other trademarks, product names, logos and brands are property of their respective owners.
BCM® in a VIA™ Package
Rev 1.9
Page 43 of 43 08/2020
工商网监
湘ICP备2023018690号
